OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 31

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
31 Core is now a Multimaster I2C controller. rherveille 7817d 18h /
30 Small code simplifications rherveille 7817d 18h /
29 Core is now a Multimaster I2C controller rherveille 7817d 19h /
28 *** empty log message *** rherveille 7843d 11h /
27 Cleaned up code rherveille 7843d 12h /
26 *** empty log message *** rherveille 7846d 19h /
25 Added timing tests to i2c_model.
Updated testbench.		 rherveille 7874d 16h /
24 Fixed some reported minor start/stop generation timing issuess. rherveille 7874d 16h /
23 *** empty log message *** rherveille 8001d 21h /
22 Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment. rherveille 8012d 02h /
21 no message rherveille 8098d 03h /
20 Added Appendix A rherveille 8098d 03h /
19 Fixed some race conditions in the i2c-slave model.
Added debug information.
Added headers.		 rherveille 8101d 23h /
18 no message rherveille 8128d 19h /
17 C-include file.
Initial release		 rherveille 8217d 00h /
16 Changed PRER reset value from 0x0000 to 0xffff, conform specs. rherveille 8228d 23h /
15 Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
Code updated, is now up-to-date to doc. rev.0.4.
Added headers.		 rherveille 8233d 22h /
14 Fixed wb_ack_o generation bug.
Fixed bug in the byte_controller statemachine.
Added headers.		 rherveille 8233d 22h /
13 Fixed some synthesis warnings. rherveille 8245d 02h /
12 no message rherveille 8250d 18h /
11 Changed RST_LVL define to parameter. rherveille 8254d 01h /
10 Created new directory structure.
Added Verilog version.		 rherveille 8275d 22h /
9 Created directory structure (documentation, vhdl, verilog) rherveille 8345d 17h /
8 Created directory structure (documentation, vhdl, verilog) rherveille 8345d 17h /
7 added some remarks, fixed some sensitivity lists rherveille 8414d 19h /
6 fixed typo txt -> txr rherveille 8418d 23h /
5 fixed an incomplete sensitivity list on assign_dato process rherveille 8425d 21h /
4 WISHBONE I2C Master Core: initial release rherveille 8478d 00h /
3 This commit was manufactured by cvs2svn to create tag 'first'. 8540d 00h /
2 initial release rherveille 8540d 00h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.