URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 35

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
35	Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.	rherveille	7773d 07h	/
34	Fixed a few 'arbitration lost' bugs. VHDL version only.	rherveille	7777d 05h	/
33	Fixed a bug in the Command Register declaration.	rherveille	7799d 14h	/
32	Multi-master capabilities added to the core. Changed documentation accordingly. Updated some timing diagrams.	rherveille	7809d 14h	/
31	Core is now a Multimaster I2C controller.	rherveille	7813d 15h	/
30	Small code simplifications	rherveille	7813d 15h	/
29	Core is now a Multimaster I2C controller	rherveille	7813d 16h	/
28	* empty log message *	rherveille	7839d 09h	/
27	Cleaned up code	rherveille	7839d 09h	/
26	* empty log message *	rherveille	7842d 17h	/
25	Added timing tests to i2c_model. Updated testbench.	rherveille	7870d 13h	/
24	Fixed some reported minor start/stop generation timing issuess.	rherveille	7870d 13h	/
23	* empty log message *	rherveille	7997d 18h	/
22	Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.	rherveille	8008d 00h	/
21	no message	rherveille	8094d 00h	/
20	Added Appendix A	rherveille	8094d 00h	/
19	Fixed some race conditions in the i2c-slave model. Added debug information. Added headers.	rherveille	8097d 21h	/
18	no message	rherveille	8124d 17h	/
17	C-include file. Initial release	rherveille	8212d 21h	/
16	Changed PRER reset value from 0x0000 to 0xffff, conform specs.	rherveille	8224d 20h	/
15	Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version. Code updated, is now up-to-date to doc. rev.0.4. Added headers.	rherveille	8229d 19h	/
14	Fixed wb_ack_o generation bug. Fixed bug in the byte_controller statemachine. Added headers.	rherveille	8229d 19h	/
13	Fixed some synthesis warnings.	rherveille	8240d 23h	/
12	no message	rherveille	8246d 15h	/
11	Changed RST_LVL define to parameter.	rherveille	8249d 22h	/
10	Created new directory structure. Added Verilog version.	rherveille	8271d 19h	/
9	Created directory structure (documentation, vhdl, verilog)	rherveille	8341d 14h	/
8	Created directory structure (documentation, vhdl, verilog)	rherveille	8341d 14h	/
7	added some remarks, fixed some sensitivity lists	rherveille	8410d 17h	/
6	fixed typo txt -> txr	rherveille	8414d 20h	/

Browse

Tools

Subversion Repositories i2c

[/] - Rev 35

Filtering Options