OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 53

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
53 Fixed previous fix :) Made a variable vs signal mistake. rherveille 7487d 16h /
52 Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit. rherveille 7487d 17h /
51 Fixed simulation issue when writing to CR register rherveille 7541d 18h /
50 *** empty log message *** rherveille 7556d 12h /
49 Added testbench rherveille 7556d 12h /
48 Fixed a bug in the arbitration-lost signal generation. VHDL version only. rherveille 7557d 20h /
47 Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. rherveille 7566d 16h /
46 Fixed slave address MSB='1' bug rherveille 7641d 17h /
45 Added slave address configurability rherveille 7641d 17h /
44 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7726d 20h /
43 Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'. rherveille 7726d 20h /
42 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7736d 17h /
41 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7736d 17h /
40 Fix a blocking vs. non-blocking error in the wb_dat output mux. rherveille 7736d 17h /
39 Forgot an 'end if' :-/ rherveille 7756d 13h /
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.
rherveille 7759d 21h /
37 Fixed a type in example 1
Changed 'RW' to 'W' in command register description.
Changed 'RW' to 'W' in transmit register description.
rherveille 7796d 13h /
36 Fixed cmd_ack generation item (no bug). rherveille 7911d 14h /
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 7945d 04h /
34 Fixed a few 'arbitration lost' bugs. VHDL version only. rherveille 7949d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.