URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 68

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
68	New directory structure.	root	5526d 09h	/
67	Fixed slave_wait clocked event syntax	rherveille	5559d 11h	/
66	Fixed type iscl_oen instead of scl_oen	rherveille	5574d 11h	/
65	Changed wb_adr_i from unsigned to std_logic_vector	rherveille	5574d 21h	/
64	Added SCL clock synchronization logic Fixed slave_wait signal generation	rherveille	5574d 21h	/
63	Added clock synchronization logic Fixed slave_wait signal	rherveille	5574d 21h	/
62	Fixed synopsys miss spell (synopsis) Fixed cr[0] register width Fixed ! usage instead of ~ Fixed bit controller parameter width to 18bits	rherveille	5575d 11h	/
61	Removed synopsys link; it's not used	rherveille	6229d 22h	/
60	Added missing semicolons ';' on endif	rherveille	6406d 19h	/
59	fixed short scl high pulse after clock stretch	rherveille	6411d 21h	/
58	fixed (n)ack generation	rherveille	6443d 22h	/
57	fixed short scl high pulse after clock stretch fixed slave model not returning correct '(n)ack' signal	rherveille	6443d 22h	/
56	Fixed Tsu:sta timing check. Added Thd:sta timing check.	rherveille	6996d 20h	/
55	Fixed register overwrite issue. Removed full_case pragma, replaced it by a default statement.	rherveille	6997d 22h	/
54	Fixed scl, sda delay.	rherveille	6997d 22h	/
53	Fixed previous fix :) Made a variable vs signal mistake.	rherveille	7293d 19h	/
52	Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.	rherveille	7293d 20h	/
51	Fixed simulation issue when writing to CR register	rherveille	7347d 21h	/
50	* empty log message *	rherveille	7362d 16h	/
49	Added testbench	rherveille	7362d 16h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories i2c

[/] - Rev 68

Filtering Options