URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 72

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
72	Fixed AL generation Added median filter on SDA and SCL inputs	rherveille	5226d 16h	/
71	Fixed double wishbone write in a single access	rherveille	5226d 16h	/
70	Added old uploaded documents to new repository.	root	5534d 18h	/
69	Added old uploaded documents to new repository.	root	5535d 09h	/
68	New directory structure.	root	5535d 09h	/
67	Fixed slave_wait clocked event syntax	rherveille	5568d 12h	/
66	Fixed type iscl_oen instead of scl_oen	rherveille	5583d 11h	/
65	Changed wb_adr_i from unsigned to std_logic_vector	rherveille	5583d 21h	/
64	Added SCL clock synchronization logic Fixed slave_wait signal generation	rherveille	5583d 21h	/
63	Added clock synchronization logic Fixed slave_wait signal	rherveille	5583d 22h	/
62	Fixed synopsys miss spell (synopsis) Fixed cr[0] register width Fixed ! usage instead of ~ Fixed bit controller parameter width to 18bits	rherveille	5584d 11h	/
61	Removed synopsys link; it's not used	rherveille	6238d 23h	/
60	Added missing semicolons ';' on endif	rherveille	6415d 20h	/
59	fixed short scl high pulse after clock stretch	rherveille	6420d 21h	/
58	fixed (n)ack generation	rherveille	6452d 23h	/
57	fixed short scl high pulse after clock stretch fixed slave model not returning correct '(n)ack' signal	rherveille	6452d 23h	/
56	Fixed Tsu:sta timing check. Added Thd:sta timing check.	rherveille	7005d 20h	/
55	Fixed register overwrite issue. Removed full_case pragma, replaced it by a default statement.	rherveille	7006d 23h	/
54	Fixed scl, sda delay.	rherveille	7006d 23h	/
53	Fixed previous fix :) Made a variable vs signal mistake.	rherveille	7302d 20h	/
52	Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.	rherveille	7302d 21h	/
51	Fixed simulation issue when writing to CR register	rherveille	7356d 22h	/
50	* empty log message *	rherveille	7371d 16h	/
49	Added testbench	rherveille	7371d 16h	/
48	Fixed a bug in the arbitration-lost signal generation. VHDL version only.	rherveille	7373d 00h	/
47	Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command.	rherveille	7381d 20h	/
46	Fixed slave address MSB='1' bug	rherveille	7456d 21h	/
45	Added slave address configurability	rherveille	7456d 21h	/
44	This commit was manufactured by cvs2svn to create tag 'rel_1'.		7542d 00h	/
43	Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'.	rherveille	7542d 00h	/

Browse

Tools

Subversion Repositories i2c

[/] - Rev 72

Filtering Options