OpenCores

URL https://opencores.org/ocsvn/iso7816_3_master/iso7816_3_master/trunk

Subversion Repositories iso7816_3_master

[/] [iso7816_3_master/] [trunk/] [test/] [DummyCard.v] - Rev 20

Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
20		acapola	4772d 23h	/iso7816_3_master/trunk/test/DummyCard.v
19	ATR analyzer fixed to handle 3b 90 97 40 20 correctly	acapola	4773d 12h	/iso7816_3_master/trunk/test/DummyCard.v
17	yet another fix of the analyzer: ATR, and convention handling	acapola	4831d 19h	/iso7816_3_master/trunk/test/DummyCard.v
15	tpdu level tasks inverse convention	acapola	4836d 18h	/iso7816_3_master/trunk/test/DummyCard.v
14	Task to send strings as bytes improved	acapola	4839d 18h	/iso7816_3_master/trunk/test/DummyCard.v
13	Corrections in analyzer to handle TDi and historical bytes in ATR and PPS todo: handle inverse convention	acapola	4840d 21h	/iso7816_3_master/trunk/test/DummyCard.v
12	pps sequence added to test bench endOfTx added to TxCore	acapola	4851d 18h	/iso7816_3_master/trunk/test/DummyCard.v
11	added BSD licence header to files	acapola	4851d 22h	/iso7816_3_master/trunk/test/DummyCard.v
10	communication direction probe added	acapola	4851d 23h	/iso7816_3_master/trunk/test/DummyCard.v
9	parity convention fixed	acapola	4857d 19h	/iso7816_3_master/trunk/test/DummyCard.v
7	- rx/tx use "cyclesPerEtu" input - "stopBit" status bit timing fixed - analyzer: "lastByte" and "bytesCnt" functional	acapola	4860d 18h	/iso7816_3_master/trunk/test/DummyCard.v
4	Basic test bench completed for T=0: a card send ATR, reader send a command TODO: add cycles/ETU management (start at 372, then adjust in case of PPS...)	acapola	4863d 18h	/iso7816_3_master/trunk/test/DummyCard.v
3	initial draft, not functional yet	acapola	4870d 19h	/iso7816_3_master/trunk/test/DummyCard.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.