OpenCores
URL https://opencores.org/ocsvn/lattice6502/lattice6502/trunk

Subversion Repositories lattice6502

[/] [lattice6502/] - Rev 6

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
6 IRQ, NMI fixed, shift instructions fixed. RAM increased to 2K, expanded usrcode.asm to test
instructions, couple of instructions fixed clv, . Combined out_dat1 and out_dat2 into out_dat to save
LUTs and updated jsr. Fixed stack to push down pull up per a real 6502. Processor sta irq and
sta nmi trigger the interrupts see usrcode.asm.
stanley82 4889d 23h /lattice6502/
5 email added, main changes noted in revisions stanley82 4889d 23h /lattice6502/
4 Updated asm2bin.pl to stop low RAM code getting into RAM. stanley82 4928d 20h /lattice6502/
3 At last I have some idea on updating my first set of revisions to the 65C02.vhd.
See revision in file for details.
CMP carry corrected.
PHP corrected
JSR changed, dat_out1, dat_out2 become dat_out
wr_cnt becomes wr_fg recovers 43 slices.
Setting flags in cycle(n) and (n+1) redundant and corrected
stanley82 4928d 20h /lattice6502/
2 stanley82 4935d 00h /lattice6502/
1 The project and the structure was created root 4952d 14h /lattice6502/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.