OpenCores
URL https://opencores.org/ocsvn/light8080/light8080/trunk

Subversion Repositories light8080

[/] - Rev 26

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 Builds test bench from vhdl template and assembly source
relies on TASM to do the assembly
ja_rd 5571d 09h /
25 Moved from /util
Added comments and generally improved options
ja_rd 5571d 09h /
24 Totally changed -- tests interrupts using simulated interrupt controller in hdl test bench
Code reformatted for TASM
ja_rd 5571d 09h /
23 Code reformatted for TASM ja_rd 5571d 09h /
22 Totally changed -- vhdl code generated from a template
Interrupts tested from software using a simulated interrupt controller
ja_rd 5571d 09h /
21 Totally changed -- vhdl code generated from a template ja_rd 5571d 09h /
20 VHDL template for test benches ja_rd 5571d 09h /
19 Fixed a bug (intr pulses longer than 1 clock cycle failed in some circumstances)
Added an output to the core to mark the fetch cycle of all instructions
Started to add timing diagrams
ja_rd 5571d 09h /
18 Uncluttered the signal display a bit ja_rd 5571d 10h /
17 Comments added ja_rd 5657d 12h /
16 adding LST filed generated by TASM ja_rd 5657d 12h /
15 Names and contents of some files changed ja_rd 5657d 12h /
14 Syntax changed from CP/M ASM to DOS TASM
Success code changed
ja_rd 5657d 12h /
13 Minor changes in embedded code changed (success code now stands out better visually)
Comments added explaining the TB mechanincs
ja_rd 5657d 12h /
12 Minor changes in embedded code changed (success code now stands out better visually) ja_rd 5657d 12h /
11 typos fixed ja_rd 5657d 13h /
10 minor edits, comments clarified ja_rd 5685d 03h /
9 Design notes now done with LaTeX, OpenOffice source removed ja_rd 5690d 09h /
8 LaTeX source for the design notes ja_rd 5690d 09h /
7 Minor edits and clarifications,
plus document is now generated with LaTeX instead of OpenOffice
ja_rd 5690d 09h /
6 microcode bug in INR M, #setacy flag missing ja_rd 5754d 13h /
5 microcode bug in INR M, #setacy flag missing ja_rd 5754d 13h /
4 light8080.vhdl

comments in header corrected (they were obsolete)
ja_rd 6033d 15h /
3 added author line and license file ja_rd 6040d 06h /
2 initial commit ja_rd 6041d 17h /
1 Standard project directories initialized by cvs2svn. 6041d 17h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.