OpenCores
URL https://opencores.org/ocsvn/light8080/light8080/trunk

Subversion Repositories light8080

[/] - Rev 61

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
61 Basic demo updated: main entity name changed to keep synthesis too happy ja_rd 4858d 19h /
60 Fixed nasty typo in pin constraints file (clock input) ja_rd 4863d 00h /
59 tabs to spaces ja_rd 4887d 08h /
58 tabs to spaces ja_rd 4887d 08h /
57 removed unfinished CPM demo files ja_rd 5071d 21h /
56 file list updated ja_rd 5071d 21h /
55 Altair 4K Basic demo on DE-1 board ja_rd 5071d 21h /
54 BUG FIX: XOR operations wre not clearing CY and ACY ja_rd 5071d 21h /
53 added interrupt for single-stepping
cleaned up comments a bit
ja_rd 5427d 22h /
52 test bench compilation script sanitized a little ja_rd 5427d 22h /
51 interrupt test bench adapted to the fix in IE instruction ja_rd 5427d 22h /
50 interrupt test bench adapted to the fix in IE instruction ja_rd 5427d 22h /
49 fixed: IE now enables interrupts after a 1-instruction delay
(it was enabling interrupts immediately)
ja_rd 5427d 22h /
48 clarification of some terms in the comments ja_rd 5428d 14h /
47 edited the file list and added a few remarks ja_rd 5428d 14h /
46 minor change in signal color for better readability ja_rd 5428d 14h /
45 Added modelsim scripts for the test benches ja_rd 5428d 14h /
44 fixed error in RST test, added support for long intr tests
added a test of a 'long' intr pulse
ja_rd 5428d 14h /
43 added a remark about the TASM source format ja_rd 5428d 14h /
42 test bench 1 regenerated with new template
added a test for 'long' intr pulses
ja_rd 5428d 14h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.