OpenCores
URL https://opencores.org/ocsvn/light8080/light8080/trunk

Subversion Repositories light8080

[/] - Rev 63

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 Modified syntax of ARGV parameter for compatibility to later versions of Perl ja_rd 4480d 15h /
62 Changed all hard tabs to spaces as preamble to a minor refactor ja_rd 4481d 01h /
61 Basic demo updated: main entity name changed to keep synthesis too happy ja_rd 4849d 02h /
60 Fixed nasty typo in pin constraints file (clock input) ja_rd 4853d 08h /
59 tabs to spaces ja_rd 4877d 15h /
58 tabs to spaces ja_rd 4877d 15h /
57 removed unfinished CPM demo files ja_rd 5062d 05h /
56 file list updated ja_rd 5062d 05h /
55 Altair 4K Basic demo on DE-1 board ja_rd 5062d 05h /
54 BUG FIX: XOR operations wre not clearing CY and ACY ja_rd 5062d 05h /
53 added interrupt for single-stepping
cleaned up comments a bit
ja_rd 5418d 05h /
52 test bench compilation script sanitized a little ja_rd 5418d 05h /
51 interrupt test bench adapted to the fix in IE instruction ja_rd 5418d 05h /
50 interrupt test bench adapted to the fix in IE instruction ja_rd 5418d 05h /
49 fixed: IE now enables interrupts after a 1-instruction delay
(it was enabling interrupts immediately)
ja_rd 5418d 05h /
48 clarification of some terms in the comments ja_rd 5418d 21h /
47 edited the file list and added a few remarks ja_rd 5418d 21h /
46 minor change in signal color for better readability ja_rd 5418d 21h /
45 Added modelsim scripts for the test benches ja_rd 5418d 21h /
44 fixed error in RST test, added support for long intr tests
added a test of a 'long' intr pulse
ja_rd 5418d 22h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.