OpenCores
URL https://opencores.org/ocsvn/light8080/light8080/trunk

Subversion Repositories light8080

[/] [light8080/] [trunk/] [verilog/] [rtl/] [ram_image.v] - Rev 68

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 Corrected ihex2vlog tool to enable explicit RAM declaration for Spartan 2. motilito 4478d 22h /light8080/trunk/verilog/rtl/ram_image.v
67 Corrected bugs in the Small-C compiler. motilito 4480d 00h /light8080/trunk/verilog/rtl/ram_image.v
66 Adding interrupt example code to the Verilog implementation. An interrupt controller was added to the sample SOC module and a sample code was added to the "hello.c" example code. motilito 4494d 22h /light8080/trunk/verilog/rtl/ram_image.v
65 Adding Verilog initial version to the svn.
Added the c80 Small-C compiler and AS80 assembler.
motilito 4506d 06h /light8080/trunk/verilog/rtl/ram_image.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.