OpenCores
URL https://opencores.org/ocsvn/light8080/light8080/trunk

Subversion Repositories light8080

[/] [light8080/] [trunk/] [verilog/] [syn/] [xilinx_s3/] [xilinx_s3.xise] - Rev 88

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
88 Changed interrupt controller to use RST instruction instead of CALL as interrupt vector.
Some bug fixes to the c80 compiler.
motilito 4389d 09h /light8080/trunk/verilog/syn/xilinx_s3/xilinx_s3.xise
66 Adding interrupt example code to the Verilog implementation. An interrupt controller was added to the sample SOC module and a sample code was added to the "hello.c" example code. motilito 4446d 05h /light8080/trunk/verilog/syn/xilinx_s3/xilinx_s3.xise
65 Adding Verilog initial version to the svn.
Added the c80 Small-C compiler and AS80 assembler.
motilito 4457d 13h /light8080/trunk/verilog/syn/xilinx_s3/xilinx_s3.xise

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.