OpenCores
URL https://opencores.org/ocsvn/light8080/light8080/trunk

Subversion Repositories light8080

[/] [light8080/] [trunk/] [vhdl/] - Rev 80

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
80 Improved usability of SoC (memory size calculation)
Added comments to SoC code.
Fixed starter kit board simulation test bench, added uart loopback		 ja_rd 4407d 01h /light8080/trunk/vhdl/
79 DAA logic fixed and simplified ja_rd 4407d 01h /light8080/trunk/vhdl/
78 Fixed a number of errors in the last refactor of the VHDL side of the project:
- Path errors in the simulation scripts.
- The reset pin in the C2SB mini-test-bench was not being driven.
- The main vhdl test bench file was missing entirely.

All of these errors due to not properly verifying the commit...		 ja_rd 4413d 02h /light8080/trunk/vhdl/
77 Fixed a few mistakes in the last code reorganization.
Mostly bad paths but also a broken comment in the UART source...		 ja_rd 4414d 00h /light8080/trunk/vhdl/
70 Added new VHDL SoC for demonstration purposes ja_rd 4424d 08h /light8080/trunk/vhdl/
64 BUG FIX: Flags CY and AC were not clear by logic instructions
Added new flag to microcode: clr_acy
Used new flag to clear AC and CY flags unconditonally
Modified microcode for XR*, OR* and AN* to use new flag
Modified microcode assembler to support new flag
Addex explaination of new flag to documentation
Old fix that worked only for XR* instructions removed
Test bench tb0 modified to test CY clearance minimally (AC untested!)
Pre-generated vhel test bench tb0 altered accordingly		 ja_rd 4471d 11h /light8080/trunk/vhdl/
61 Basic demo updated: main entity name changed to keep synthesis too happy ja_rd 4839d 22h /light8080/trunk/vhdl/
60 Fixed nasty typo in pin constraints file (clock input) ja_rd 4844d 03h /light8080/trunk/vhdl/
59 tabs to spaces ja_rd 4868d 11h /light8080/trunk/vhdl/
57 removed unfinished CPM demo files ja_rd 5053d 01h /light8080/trunk/vhdl/
55 Altair 4K Basic demo on DE-1 board ja_rd 5053d 01h /light8080/trunk/vhdl/
54 BUG FIX: XOR operations wre not clearing CY and ACY ja_rd 5053d 01h /light8080/trunk/vhdl/
53 added interrupt for single-stepping
cleaned up comments a bit		 ja_rd 5409d 01h /light8080/trunk/vhdl/
50 interrupt test bench adapted to the fix in IE instruction ja_rd 5409d 01h /light8080/trunk/vhdl/
49 fixed: IE now enables interrupts after a 1-instruction delay
(it was enabling interrupts immediately)		 ja_rd 5409d 01h /light8080/trunk/vhdl/
42 test bench 1 regenerated with new template
added a test for 'long' intr pulses		 ja_rd 5409d 17h /light8080/trunk/vhdl/
41 test bench 0 regenerated with new template
no changes to the test code		 ja_rd 5409d 17h /light8080/trunk/vhdl/
40 test bench template now can simulate intr pulses longer than 1 cycle ja_rd 5409d 17h /light8080/trunk/vhdl/
39 fixed: int request (intr) can now be wider than 1 cycle ja_rd 5409d 17h /light8080/trunk/vhdl/
38 pin assignment for IMSAI demo removed ja_rd 5409d 17h /light8080/trunk/vhdl/
37 IMSAI monitor demo removed ja_rd 5409d 17h /light8080/trunk/vhdl/
36 CPM demo on cyclone 2 starter board
(work in progress)		 ja_rd 5409d 17h /light8080/trunk/vhdl/
35 CPM demo pin assignment file (Altera Quartus II) ja_rd 5409d 17h /light8080/trunk/vhdl/
34 rs232 sanitized and parametrized ja_rd 5409d 17h /light8080/trunk/vhdl/
31 New directory structure. root 5540d 21h /light8080/trunk/vhdl/
22 Totally changed -- vhdl code generated from a template
Interrupts tested from software using a simulated interrupt controller		 ja_rd 5561d 03h /trunk/vhdl/
21 Totally changed -- vhdl code generated from a template ja_rd 5561d 03h /trunk/vhdl/
20 VHDL template for test benches ja_rd 5561d 03h /trunk/vhdl/
19 Fixed a bug (intr pulses longer than 1 clock cycle failed in some circumstances)
Added an output to the core to mark the fetch cycle of all instructions
Started to add timing diagrams		 ja_rd 5561d 03h /trunk/vhdl/
13 Minor changes in embedded code changed (success code now stands out better visually)
Comments added explaining the TB mechanincs		 ja_rd 5647d 06h /trunk/vhdl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.