Subversion Repositories light8080

[/] [light8080/] [trunk/] [vhdl/] [light8080.vhdl] - Rev 57


Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
54 BUG FIX: XOR operations wre not clearing CY and ACY ja_rd 5092d 13h /light8080/trunk/vhdl/light8080.vhdl
49 fixed: IE now enables interrupts after a 1-instruction delay
(it was enabling interrupts immediately)
ja_rd 5448d 13h /light8080/trunk/vhdl/light8080.vhdl
39 fixed: int request (intr) can now be wider than 1 cycle ja_rd 5449d 05h /light8080/trunk/vhdl/light8080.vhdl
31 New directory structure. root 5580d 09h /light8080/trunk/vhdl/light8080.vhdl
19 Fixed a bug (intr pulses longer than 1 clock cycle failed in some circumstances)
Added an output to the core to mark the fetch cycle of all instructions
Started to add timing diagrams
ja_rd 5600d 15h /light8080/trunk/vhdl/light8080.vhdl
10 minor edits, comments clarified ja_rd 5714d 08h /light8080/trunk/vhdl/light8080.vhdl
6 microcode bug in INR M, #setacy flag missing ja_rd 5783d 18h /light8080/trunk/vhdl/light8080.vhdl
4 light8080.vhdl

comments in header corrected (they were obsolete)
ja_rd 6062d 20h /light8080/trunk/vhdl/light8080.vhdl
3 added author line and license file ja_rd 6069d 11h /light8080/trunk/vhdl/light8080.vhdl
2 initial commit ja_rd 6070d 22h /light8080/trunk/vhdl/light8080.vhdl

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.