Subversion Repositories light8080

[/] - Rev 90


Filtering Options

Clear current filter

Rev Log message Author Age Path
90 Corrected small C compiler bug reported by Fred J. Scipione, Thanks! motilito 3390d 11h /
89 Specs document updated ja_rd 4439d 09h /
88 Changed interrupt controller to use RST instruction instead of CALL as interrupt vector.
Some bug fixes to the c80 compiler.
motilito 4466d 13h /
87 Added 8080EXER instruction exerciser demo for DE-1 board. ja_rd 4479d 06h /
86 Removed old C2SB files from previous location.
Updated simulation script to use new directory for C2SB files.
ja_rd 4479d 07h /
85 Moved all files common th the De-1 board demos to a new directory ja_rd 4479d 07h /
84 Added readme file to the 4kbasic code directory. ja_rd 4479d 07h /
83 4kbasic demo code deleted from old directory ja_rd 4479d 07h /
82 VHDL demo code reorganized: moved 4kbasic demo to new directory ja_rd 4479d 07h /
81 Removed backup file that shouldn't have been committed ja_rd 4479d 07h /
80 Improved usability of SoC (memory size calculation)
Added comments to SoC code.
Fixed starter kit board simulation test bench, added uart loopback
ja_rd 4479d 07h /
79 DAA logic fixed and simplified ja_rd 4479d 07h /
78 Fixed a number of errors in the last refactor of the VHDL side of the project:
- Path errors in the simulation scripts.
- The reset pin in the C2SB mini-test-bench was not being driven.
- The main vhdl test bench file was missing entirely.

All of these errors due to not properly verifying the commit...
ja_rd 4485d 08h /
77 Fixed a few mistakes in the last code reorganization.
Mostly bad paths but also a broken comment in the UART source...
ja_rd 4486d 06h /
76 Corrected some minor issues in the core description document. motilito 4492d 22h /
75 Updated file list ja_rd 4496d 14h /
74 Testbenches for VHDL core moved to sw/tb.
Added a mini-demo for the VHDL SoC on the DE-1 dev board.
Added a mini-testbench for the VHDL SoC.
ja_rd 4496d 14h /
73 New tool for VHDL object code constant generation.
Old VHDL template tool moved to tools directory.
ja_rd 4496d 14h /
72 Added specs document for VHDL/Verilog CPU core ja_rd 4496d 14h /
71 IMSAI manual removed, no longer used ja_rd 4496d 14h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.