OpenCores
URL https://opencores.org/ocsvn/mem_ctrl/mem_ctrl/trunk

Subversion Repositories mem_ctrl

[/] [mem_ctrl/] [trunk/] [bench/] - Rev 28

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
28 New directory structure. root 5532d 11h /mem_ctrl/trunk/bench/
26 Initial release rherveille 8092d 21h /trunk/bench/
25 Initial release rherveille 8092d 21h /trunk/bench/
23 *** empty log message *** rudi 8136d 23h /trunk/bench/
16 - More Synthesis cleanup, mostly for speed
- Several bug fixes
- Changed code to avoid auto-precharge and
burst-terminate combinations (apparently illegal ?)
Now we will do a manual precharge ...
rudi 8190d 10h /trunk/bench/
15 Just minor test bench update, syncing all the files. rudi 8206d 12h /trunk/bench/
14 Minor fixes to testbench ... rudi 8208d 11h /trunk/bench/
10 Fixed the TMS register setup to be tight and correct. rudi 8278d 10h /trunk/bench/
8 - Changed IO names to be more clear.
- Uniquifyed define names to be core specific.
- Removed "Refresh Early" configuration
rudi 8301d 04h /trunk/bench/
4 1) Changed Directory Structure
2) Fixed several minor bugs
rudi 8313d 05h /trunk/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.