OpenCores
URL https://opencores.org/ocsvn/minimips_superscalar/minimips_superscalar/trunk

Subversion Repositories minimips_superscalar

[/] - Rev 19

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
19 mcafruni 1876d 18h /
18 clock_gate.vhd: removed.
minimips.vhd: Clock2 input is wrongly connected to the clock signal (Do not ask me how that happened. I'm sorry.). The right thing is to be connected to the clock2 signal. Adjusted.		 mcafruni 1876d 18h /
17 Removing unnecessary clock-gate architecture. mcafruni 1876d 19h /
16 FIR filter with 36 coefficients. (binary to run) mcafruni 1910d 04h /
15 FIR filter with 36 coefficients. mcafruni 1910d 04h /
14 Buble Sort algorithm. Four totally disorderly numbers are sorted in ascending order. Worst performance algorithm. mcafruni 1913d 22h /
13 Buble Sort algorithm. Four totally disorderly numbers are sorted in ascending order. Worst performance algorithm. mcafruni 1913d 22h /
12 Static Fast Fourier Transform COOLEY TUKEY algorithm to 8 samples. The signal must have zeros betwen non null samples to prevent multiplication by real and complex numbers, since the core don't have floating point. mcafruni 1913d 22h /
11 Static Fast Fourier Transform COOLEY TUKEY algorithm to 8 samples. The signal must have zeros betwen non null samples to prevent multiplication by real and complex numbers, since the core don't have floating point. mcafruni 1913d 22h /
10 Matrix/Vector multiplication by constant. (binary) mcafruni 1923d 21h /
9 Matrix/Vector multiplication by constant. mcafruni 1923d 21h /
8 mcafruni 1954d 19h /
7 Uploading missing file 'pps_pf.vhd'. mcafruni 1954d 19h /
6 This is the assembly gasm modified that include a multiplication instruction which operands are 16-bit wide. mcafruni 1967d 08h /
5 6x6 Matrix multiplication (ingenuous algorithm)
msx.bin: uses 16-bit operands multiplication instruction (mult2 rd, rs, rt).
m6x.bin: uses 32-bit operands original multiplication instruction (mult rs, rt) and the move instruction (mflo rd) after.		 mcafruni 1967d 16h /
4 It needs to be tested on more useful and real benchmarks to reveal possible instruction sequences not supported by the architecture. Suggestions are welcome. mcafruni 1967d 16h /
3 mcafruni 1967d 16h /
2 mcafruni 1967d 17h /
1 The project and the structure was created root 1968d 03h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.