OpenCores
URL https://opencores.org/ocsvn/minimips_superscalar/minimips_superscalar/trunk

Subversion Repositories minimips_superscalar

[/] [minimips_superscalar/] - Rev 36

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
36 update pc mcafruni 1509d 16h /minimips_superscalar/
35 New delay_gate.vhd mcafruni 1512d 11h /minimips_superscalar/
34 Delete delay_gate to upload a new one. mcafruni 1512d 11h /minimips_superscalar/
33 New syscop.vhd mcafruni 1512d 11h /minimips_superscalar/
32 Delete syscop to upload a new one. mcafruni 1512d 11h /minimips_superscalar/
31 New top module. mcafruni 1512d 11h /minimips_superscalar/
30 Delete top module to upload a new one. mcafruni 1512d 11h /minimips_superscalar/
29 New banc register file. mcafruni 1512d 11h /minimips_superscalar/
28 Delete banc.vhd to upload a new one. mcafruni 1512d 11h /minimips_superscalar/
27 New bench on P1 tag. mcafruni 1512d 11h /minimips_superscalar/
26 Delete bench to upload a new one. mcafruni 1512d 11h /minimips_superscalar/
25 New bench mcafruni 1512d 11h /minimips_superscalar/
24 Delete bench to upload a new one. mcafruni 1512d 11h /minimips_superscalar/
23 Moving the benchmarks folder into the trunk folder. mcafruni 1518d 06h /minimips_superscalar/
22 Wrong code. (fi0.bin) But revealed a bug that needs attention. mcafruni 1518d 06h /minimips_superscalar/
21 Correcting codes that work in behavioral simulation but cause problems with implementation. There must be more to be corrected yet. In analysis ... mcafruni 1518d 06h /minimips_superscalar/
20 I've uncommented wait statement so that the benchmark to be loaded into the simulation. mcafruni 1552d 18h /minimips_superscalar/
19 mcafruni 1886d 10h /minimips_superscalar/
18 clock_gate.vhd: removed.
minimips.vhd: Clock2 input is wrongly connected to the clock signal (Do not ask me how that happened. I'm sorry.). The right thing is to be connected to the clock2 signal. Adjusted.
mcafruni 1886d 10h /minimips_superscalar/
17 Removing unnecessary clock-gate architecture. mcafruni 1886d 12h /minimips_superscalar/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.