OpenCores
URL https://opencores.org/ocsvn/miniuart2/miniuart2/trunk

Subversion Repositories miniuart2

[/] - Rev 24

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
24 This commit was manufactured by cvs2svn to create tag 'arelease'. 7809d 06h /
23 This commit was generated by cvs2svn to compensate for changes in r22, which
included commits to RCS files with non-trunk default branches.
philippe 7809d 06h /
22 no message philippe 7809d 06h /
21 This commit was manufactured by cvs2svn to create branch 'avendor'. 7809d 07h /
20 This commit was generated by cvs2svn to compensate for changes in r19, which
included commits to RCS files with non-trunk default branches.
philippe 7809d 07h /
19 no message philippe 7809d 07h /
18 no message philippe 7812d 07h /
17 Header and formating modif
modif on line 81: if (SampleCnt = 1 and BitPos >= 2) then -- Sample RxD on 1
philippe 7812d 07h /
16 Header and formating modif philippe 7812d 07h /
15 changed mail address philippe 7933d 07h /
14 no message philippe 8059d 11h /
13 no message philippe 8059d 11h /
12 Asserted TxD High on power on. (Added the line TxD <= '1').
Otherwise, the transmitter start with the Tx line low.
philippe 8059d 11h /
11 no message philippe 8102d 11h /
10 Prohibited SampleCnt to overflow over 3.
(This is just a security-not needed for the
design to reun correctly)
philippe 8102d 11h /
9 Corrected bug on LoadA signal in Txunit.vhd.
Load signal is now correctly sampled by BR_CLK.
philippe 8102d 11h /
8 Modified and detailed the Baudrate tolerance section philippe 8122d 09h /
7 no message philippe 8122d 09h /
6 Modified signal names to match port map philippe 8122d 09h /
5 no message philippe 8157d 09h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.