OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] - Rev 101

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
101 Documentation, wiki's address updated. rfajardo 4623d 13h /minsoc
100 syn/altera/minsoc_top.qsf: I thought this file was being generated now as project file description. But it is merely a synthesis configuration file and must be here. File re-added. rfajardo 4632d 11h /minsoc
99 backend/altera_3c25_board/minsoc_defines.v: if GENERIC_FPGA selected, undefine ALTERA_FPGA and FPGA_FAMILY to avoid vendor specific code to flow into the simulation. If you don't do it, generate_bench fails. rfajardo 4632d 11h /minsoc
98 Removing deprecated minsoc_top.qsf file. rfajardo 4632d 11h /minsoc
97 As proposed by Javier Almansa automatically generated project files for simulation and synthesis are out of revision control. Instead, the backend configure scripts run the prj/Makefile now to generate the project files prior to configuration of SoC for a specific board. rfajardo 4632d 11h /minsoc
96 Some files needed for Altera synthesis javieralso 4632d 22h /minsoc
95 Makefile for Altera FPGAs fixed javieralso 4634d 01h /minsoc
94 Fix bug in minsoc_top.prj for Altera synthesis javieralso 4636d 10h /minsoc
93 Support for Altera synthesis. It needs some tune, but it works fine javieralso 4636d 13h /minsoc
92 backend/spartan3e_starter_kit*: or1200_defines.v file was outdated and hindering synthesis. Probably it would be best if we used a patching system here. But for now, I copied the new files and made the necessary changes to fit the system into the target boards. rfajardo 4637d 11h /minsoc
91 prj/scripts/: Changing scripts not to include multiple timescale.v files from different listed directories in the project definition file. Instead, now the internal loop which look for the file in different directories is broken when the first file is found. rfajardo 4637d 11h /minsoc
90 After minsoc_top.prj update, make regenerated src and xst files. rfajardo 4638d 03h /minsoc
89 minsoc_top.prj was splited into minsoc_top and minsoc_bench. minsoc_top still had directory entries of bench, they are gone now. rfajardo 4638d 03h /minsoc
88 Project structure, Xilinx Makefiles and simulation working. rfajardo 4638d 03h /minsoc
87 Synchronizing scripts to behave exactly the same. rfajardo 4638d 04h /minsoc
86 Updating configure script messages. rfajardo 4638d 05h /minsoc
85 Central project definition under prj. Synthesis and simulation take their project files from here. rfajardo 4638d 05h /minsoc
84 syn/blackboxes/eth_top.v:
-module is now called ethmac instead of eth_top
-eth_defines.v is now called ethmac_defines.v
rfajardo 4639d 05h /minsoc
83 minsoc-install.sh: bzip2 program was being used, but its existance on target system was not being verified. It is now. rfajardo 4650d 11h /minsoc
82 minsoc-install.sh: problems with copying the GNU Toolchain from download to tools. We uncompress the GNU Toolchain now once again to tools during the installation part. rfajardo 4653d 10h /minsoc

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.