OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] - Rev 141

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
141 Merging with rc-1.0 revision 140. I doubt rc-1.0 will still change much in the last days. rfajardo 2936d 09h /minsoc/
140 Including required modules for verilator simulation. rfajardo 2936d 09h /minsoc/
139 Creating a verilator branche. rfajardo 2936d 09h /minsoc/
138 DIR_TO_INSTALL creation using wizard ConX. 2936d 22h /minsoc/
137 Removing uncomplete support for ml509 and not working support for spartan3e_starter_kit_eth (area constraint cannot be reached). rfajardo 2937d 09h /minsoc/
136 Installation on Ubuntu-11.10 has shown that a binary called makeinfo is required to install GDB. This binary can be installed on Ubuntu by installing the package texinfo. rfajardo 2944d 04h /minsoc/
135 Installation on Ubuntu-11.10 has shown that package texinfo is required to compiled GDB. This package installs the binary makeinfo. rfajardo 2944d 04h /minsoc/
134 run_sim.bat for ModelSim updated to acquire the firmware_size for command line input when running the testbench. rfajardo 2951d 08h /minsoc/
133 Roll back minsoc_bench.v to timed simulation. Merge minsoc_bench_core and minsoc_bench_clock again.

Applying Rubén Diez patch to avoid warnings on firmware load for simulation.
rfajardo 2951d 10h /minsoc/
132 ModelSim simulation, running top_module minsoc_bench_clock now, instead of minsoc_bench. rfajardo 2955d 05h /minsoc/
131 Renaming testbench modules. Adding to ifdefs without which the testbench generation can fail. rfajardo 2955d 06h /minsoc/
130 minsoc_bench.v: task test_eth has to be phased out together with the ETHERNET definition. If there is no ETHERNET, test_eth cannot be defined. rfajardo 2955d 08h /minsoc/
129 Removing bugs introduced when splitting clocks and reset.
1) NEGATIVE_RESET or POSITIVE_RESET were missing as definition on minsoc_bench_clock.v (include minsoc_defines.v).
2) wait for reset on minsoc_bench.v to assert design_ready
rfajardo 2955d 19h /minsoc/
128 Outsourcing clocks and reset generations from minsoc_bench.v to minsoc_bench_clock.v. rfajardo 2955d 20h /minsoc/
127 Removing redundant simulation output. rfajardo 2956d 02h /minsoc/
126 Updating information about simulation time for Ethernet test. rfajardo 2956d 02h /minsoc/
125 Adjusting testbench messages. Creating tasks for firmware tests. rfajardo 2956d 02h /minsoc/
124 Removing Verilog delays from minsoc_bench.v. minsoc_bench_defines.v defines now if uart or ethernet have to be tested. If yes, it checks the behavior of the enclosed firmwares. If not, simulation simply runs forever. rfajardo 2956d 04h /minsoc/
123 Renaming reg final to firmware_size. Final is a keyword for Verilator. rfajardo 2956d 09h /minsoc/
122 Renaming minsoc-configure.sh to minsoc-setup.sh. rfajardo 2961d 22h /minsoc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.