Subversion Repositories minsoc

[/] [minsoc/] [branches/] [verilator/] - Rev 153


Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
153 Updating installation script to download minsoc from this branche, verilator, instead of rc-1.0. rfajardo 4563d 06h /minsoc/branches/verilator
140 Including required modules for verilator simulation. rfajardo 4569d 06h /minsoc/branches/verilator
139 Creating a verilator branche. rfajardo 4569d 07h /minsoc/branches/verilator
138 DIR_TO_INSTALL creation using wizard ConX. 4569d 19h /minsoc/branches/rc-1.0
137 Removing uncomplete support for ml509 and not working support for spartan3e_starter_kit_eth (area constraint cannot be reached). rfajardo 4570d 06h /minsoc/branches/rc-1.0
136 Installation on Ubuntu-11.10 has shown that a binary called makeinfo is required to install GDB. This binary can be installed on Ubuntu by installing the package texinfo. rfajardo 4577d 01h /minsoc/branches/rc-1.0
134 run_sim.bat for ModelSim updated to acquire the firmware_size for command line input when running the testbench. rfajardo 4584d 05h /minsoc/branches/rc-1.0
133 Roll back minsoc_bench.v to timed simulation. Merge minsoc_bench_core and minsoc_bench_clock again.

Applying Rubén Diez patch to avoid warnings on firmware load for simulation.
rfajardo 4584d 07h /minsoc/branches/rc-1.0
132 ModelSim simulation, running top_module minsoc_bench_clock now, instead of minsoc_bench. rfajardo 4588d 03h /minsoc/branches/rc-1.0
131 Renaming testbench modules. Adding to ifdefs without which the testbench generation can fail. rfajardo 4588d 03h /minsoc/branches/rc-1.0
130 minsoc_bench.v: task test_eth has to be phased out together with the ETHERNET definition. If there is no ETHERNET, test_eth cannot be defined. rfajardo 4588d 05h /minsoc/branches/rc-1.0
129 Removing bugs introduced when splitting clocks and reset.
1) NEGATIVE_RESET or POSITIVE_RESET were missing as definition on minsoc_bench_clock.v (include minsoc_defines.v).
2) wait for reset on minsoc_bench.v to assert design_ready
rfajardo 4588d 16h /minsoc/branches/rc-1.0
128 Outsourcing clocks and reset generations from minsoc_bench.v to minsoc_bench_clock.v. rfajardo 4588d 17h /minsoc/branches/rc-1.0
127 Removing redundant simulation output. rfajardo 4588d 23h /minsoc/branches/rc-1.0
126 Updating information about simulation time for Ethernet test. rfajardo 4588d 23h /minsoc/branches/rc-1.0
125 Adjusting testbench messages. Creating tasks for firmware tests. rfajardo 4588d 23h /minsoc/branches/rc-1.0
124 Removing Verilog delays from minsoc_bench.v. minsoc_bench_defines.v defines now if uart or ethernet have to be tested. If yes, it checks the behavior of the enclosed firmwares. If not, simulation simply runs forever. rfajardo 4589d 01h /minsoc/branches/rc-1.0
123 Renaming reg final to firmware_size. Final is a keyword for Verilator. rfajardo 4589d 06h /minsoc/branches/rc-1.0
122 Renaming to rfajardo 4594d 19h /minsoc/branches/rc-1.0
121 Asserting svn:executable properties of modelsim/*.bat scripts.

Including corrected patch for advanced debug system watchpoints under utils/setup. Configure script updated to use this instead of advanced debug system patches. This will remain so until the patch is corrected. The previous line still has the correct command.
rfajardo 4594d 21h /minsoc/branches/rc-1.0
120 ethmac.prj: a file was missing rfajardo 4595d 00h /minsoc/branches/rc-1.0
119 Tricking Subversion to accept bat files that are now executable. rfajardo 4595d 00h /minsoc/branches/rc-1.0
118 Configure scripts for Xilinx devices updated. All of them require to update or1200_defines.v. The non-standard part uses now the variable $BOARD to print that this board require non-standard update of files. rfajardo 4595d 00h /minsoc/branches/rc-1.0
117 spartan3e_starter_kit designs require DUALPORT from or1200_defines.v to be active instead of GENERIC. rfajardo 4595d 01h /minsoc/branches/rc-1.0
116 Configure scripts were trying to copy/patch projects files before creating them. Ordering is correct now. rfajardo 4595d 02h /minsoc/branches/rc-1.0
115 script dir aware. logging to script dir.
rfajardo 4595d 02h /minsoc/branches/rc-1.0
114 Installation and Configuration scripts can be run out of any directory.
They assume they are going to process the files and directories found in the directory they are run from.
rfajardo 4595d 03h /minsoc/branches/rc-1.0
113 &
-aware of location of script
-does not block on patch error

spartan3e_starter_kit & spartan3e_starter_kit_eth:
-or1200_defines.v updated

-src/blackboxes/or1200_top.v adjusted to or1200_rel1
-Makefile had a typo regarding altera vhdl files
rfajardo 4595d 03h /minsoc/branches/rc-1.0
112 Updating installation & configuration scripts. rfajardo 4595d 18h /minsoc/branches/rc-1.0
111 DIR_TO_INSTALL is required before using rfajardo 4595d 19h /minsoc/branches/rc-1.0

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.