Subversion Repositories minsoc

[/] [minsoc/] [branches/] [verilator] - Rev 139


Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
139 Creating a verilator branche. rfajardo 3719d 19h /minsoc/branches/verilator
138 DIR_TO_INSTALL creation using wizard ConX. 3720d 08h /minsoc/branches/rc-1.0
137 Removing uncomplete support for ml509 and not working support for spartan3e_starter_kit_eth (area constraint cannot be reached). rfajardo 3720d 19h /minsoc/branches/rc-1.0
136 Installation on Ubuntu-11.10 has shown that a binary called makeinfo is required to install GDB. This binary can be installed on Ubuntu by installing the package texinfo. rfajardo 3727d 14h /minsoc/branches/rc-1.0
134 run_sim.bat for ModelSim updated to acquire the firmware_size for command line input when running the testbench. rfajardo 3734d 18h /minsoc/branches/rc-1.0
133 Roll back minsoc_bench.v to timed simulation. Merge minsoc_bench_core and minsoc_bench_clock again.

Applying Rubén Diez patch to avoid warnings on firmware load for simulation.
rfajardo 3734d 20h /minsoc/branches/rc-1.0
132 ModelSim simulation, running top_module minsoc_bench_clock now, instead of minsoc_bench. rfajardo 3738d 15h /minsoc/branches/rc-1.0
131 Renaming testbench modules. Adding to ifdefs without which the testbench generation can fail. rfajardo 3738d 15h /minsoc/branches/rc-1.0
130 minsoc_bench.v: task test_eth has to be phased out together with the ETHERNET definition. If there is no ETHERNET, test_eth cannot be defined. rfajardo 3738d 18h /minsoc/branches/rc-1.0
129 Removing bugs introduced when splitting clocks and reset.
1) NEGATIVE_RESET or POSITIVE_RESET were missing as definition on minsoc_bench_clock.v (include minsoc_defines.v).
2) wait for reset on minsoc_bench.v to assert design_ready
rfajardo 3739d 05h /minsoc/branches/rc-1.0
128 Outsourcing clocks and reset generations from minsoc_bench.v to minsoc_bench_clock.v. rfajardo 3739d 06h /minsoc/branches/rc-1.0
127 Removing redundant simulation output. rfajardo 3739d 12h /minsoc/branches/rc-1.0
126 Updating information about simulation time for Ethernet test. rfajardo 3739d 12h /minsoc/branches/rc-1.0
125 Adjusting testbench messages. Creating tasks for firmware tests. rfajardo 3739d 12h /minsoc/branches/rc-1.0
124 Removing Verilog delays from minsoc_bench.v. minsoc_bench_defines.v defines now if uart or ethernet have to be tested. If yes, it checks the behavior of the enclosed firmwares. If not, simulation simply runs forever. rfajardo 3739d 14h /minsoc/branches/rc-1.0
123 Renaming reg final to firmware_size. Final is a keyword for Verilator. rfajardo 3739d 19h /minsoc/branches/rc-1.0
122 Renaming to rfajardo 3745d 08h /minsoc/branches/rc-1.0
121 Asserting svn:executable properties of modelsim/*.bat scripts.

Including corrected patch for advanced debug system watchpoints under utils/setup. Configure script updated to use this instead of advanced debug system patches. This will remain so until the patch is corrected. The previous line still has the correct command.
rfajardo 3745d 10h /minsoc/branches/rc-1.0
120 ethmac.prj: a file was missing rfajardo 3745d 13h /minsoc/branches/rc-1.0
119 Tricking Subversion to accept bat files that are now executable. rfajardo 3745d 13h /minsoc/branches/rc-1.0

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.