OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [backend/] [altera_3c25_board] - Rev 105

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
105 Updating configure scripts to copy Windows synthesis launch script setup.bat from either minsoc/syn/altera or minsoc/syn/xilinx to minsoc/syn. rfajardo 4587d 10h /minsoc/trunk/backend/altera_3c25_board
99 backend/altera_3c25_board/minsoc_defines.v: if GENERIC_FPGA selected, undefine ALTERA_FPGA and FPGA_FAMILY to avoid vendor specific code to flow into the simulation. If you don't do it, generate_bench fails. rfajardo 4631d 10h /minsoc/trunk/backend/altera_3c25_board
97 As proposed by Javier Almansa automatically generated project files for simulation and synthesis are out of revision control. Instead, the backend configure scripts run the prj/Makefile now to generate the project files prior to configuration of SoC for a specific board. rfajardo 4631d 11h /minsoc/trunk/backend/altera_3c25_board
96 Some files needed for Altera synthesis javieralso 4631d 21h /minsoc/trunk/backend/altera_3c25_board
95 Makefile for Altera FPGAs fixed javieralso 4633d 01h /minsoc/trunk/backend/altera_3c25_board
93 Support for Altera synthesis. It needs some tune, but it works fine javieralso 4635d 12h /minsoc/trunk/backend/altera_3c25_board

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.