OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [bench/] [verilog/] [minsoc_bench.v] - Rev 162

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
162 Tasks don't have parenthesis. This is only used for ports on modules. This was a mistake from my part. rfajardo 2853d 21h /minsoc/trunk/bench/verilog/minsoc_bench.v
149 Merging differences of release candidate 1.0 revision 140:148 with trunk. rfajardo 2907d 03h /minsoc/trunk/bench/verilog/minsoc_bench.v
141 Merging with rc-1.0 revision 140. I doubt rc-1.0 will still change much in the last days. rfajardo 2913d 02h /minsoc/trunk/bench/verilog/minsoc_bench.v
133 Roll back minsoc_bench.v to timed simulation. Merge minsoc_bench_core and minsoc_bench_clock again.

Applying Rubén Diez patch to avoid warnings on firmware load for simulation.
rfajardo 2928d 03h /minsoc/trunk/bench/verilog/minsoc_bench.v

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.