OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [prj/] [altera/] - Rev 99

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
97 As proposed by Javier Almansa automatically generated project files for simulation and synthesis are out of revision control. Instead, the backend configure scripts run the prj/Makefile now to generate the project files prior to configuration of SoC for a specific board. rfajardo 3991d 00h /minsoc/trunk/prj/altera/
96 Some files needed for Altera synthesis javieralso 3991d 11h /minsoc/trunk/prj/altera/
95 Makefile for Altera FPGAs fixed javieralso 3992d 14h /minsoc/trunk/prj/altera/
94 Fix bug in minsoc_top.prj for Altera synthesis javieralso 3994d 22h /minsoc/trunk/prj/altera/
93 Support for Altera synthesis. It needs some tune, but it works fine javieralso 3995d 01h /minsoc/trunk/prj/altera/
85 Central project definition under prj. Synthesis and simulation take their project files from here. rfajardo 3996d 17h /minsoc/trunk/prj/altera/

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.