URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc] - Rev 99

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
99	backend/altera_3c25_board/minsoc_defines.v: if GENERIC_FPGA selected, undefine ALTERA_FPGA and FPGA_FAMILY to avoid vendor specific code to flow into the simulation. If you don't do it, generate_bench fails.	rfajardo	4616d 03h	/minsoc
98	Removing deprecated minsoc_top.qsf file.	rfajardo	4616d 04h	/minsoc
97	As proposed by Javier Almansa automatically generated project files for simulation and synthesis are out of revision control. Instead, the backend configure scripts run the prj/Makefile now to generate the project files prior to configuration of SoC for a specific board.	rfajardo	4616d 04h	/minsoc
96	Some files needed for Altera synthesis	javieralso	4616d 15h	/minsoc
95	Makefile for Altera FPGAs fixed	javieralso	4617d 18h	/minsoc
94	Fix bug in minsoc_top.prj for Altera synthesis	javieralso	4620d 02h	/minsoc
93	Support for Altera synthesis. It needs some tune, but it works fine	javieralso	4620d 05h	/minsoc
92	backend/spartan3e_starter_kit*: or1200_defines.v file was outdated and hindering synthesis. Probably it would be best if we used a patching system here. But for now, I copied the new files and made the necessary changes to fit the system into the target boards.	rfajardo	4621d 03h	/minsoc
91	prj/scripts/: Changing scripts not to include multiple timescale.v files from different listed directories in the project definition file. Instead, now the internal loop which look for the file in different directories is broken when the first file is found.	rfajardo	4621d 04h	/minsoc
90	After minsoc_top.prj update, make regenerated src and xst files.	rfajardo	4621d 19h	/minsoc
89	minsoc_top.prj was splited into minsoc_top and minsoc_bench. minsoc_top still had directory entries of bench, they are gone now.	rfajardo	4621d 20h	/minsoc
88	Project structure, Xilinx Makefiles and simulation working.	rfajardo	4621d 20h	/minsoc
87	Synchronizing scripts to behave exactly the same.	rfajardo	4621d 21h	/minsoc
86	Updating configure script messages.	rfajardo	4621d 21h	/minsoc
85	Central project definition under prj. Synthesis and simulation take their project files from here.	rfajardo	4621d 21h	/minsoc
84	syn/blackboxes/eth_top.v: -module is now called ethmac instead of eth_top -eth_defines.v is now called ethmac_defines.v	rfajardo	4622d 22h	/minsoc
83	minsoc-install.sh: bzip2 program was being used, but its existance on target system was not being verified. It is now.	rfajardo	4634d 03h	/minsoc
82	minsoc-install.sh: problems with copying the GNU Toolchain from download to tools. We uncompress the GNU Toolchain now once again to tools during the installation part.	rfajardo	4637d 02h	/minsoc
81	Installation script complete, nice text feedback, output logs and better execution order.	rfajardo	4637d 14h	/minsoc
80	Establishing a better Makefile system for firmwares.	rfajardo	4640d 02h	/minsoc

1 2 Next >

Show All

Browse

Tools

Subversion Repositories minsoc

[/] [minsoc] - Rev 99

Filtering Options