OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] - Rev 106

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
106 Installation script was checking the ENV variable before setting it. rfajardo 4552d 23h /
105 Updating configure scripts to copy Windows synthesis launch script setup.bat from either minsoc/syn/altera or minsoc/syn/xilinx to minsoc/syn. rfajardo 4553d 01h /
104 Enabling modelsim simulation for current project definition.
vhdl and verilog projects have to be separated:
-prj/Makefile defines VHDL_PROJECTS and VERILOG_PROJECTS, they are merged into PROJECTS. Tools which don't care about VHDL or Verilog use PROJECTS list while other tools use VERILOG_ or VHDL_PROJECTS.
-Simulation uses VHDL_PROJECTS and VERILOG_PROJECTS independently.
-prj/scripts/simprj.sh splitted in:
-simvhdl.sh
-simverilog.sh
(they generate the input files in the right format for simulation tools)
rfajardo 4560d 00h /
103 But the file is called gdb-6.8a.tar.bz2, so tar must be run on that name. rfajardo 4562d 15h /
102 GNU GDB FTP has renamed gdb-6.8 package to gdb-6.8a package. Uncompressed it remains gdb-6.8, so no other changes to script are necessary. rfajardo 4562d 15h /
101 Documentation, wiki's address updated. rfajardo 4588d 03h /
100 syn/altera/minsoc_top.qsf: I thought this file was being generated now as project file description. But it is merely a synthesis configuration file and must be here. File re-added. rfajardo 4597d 01h /
99 backend/altera_3c25_board/minsoc_defines.v: if GENERIC_FPGA selected, undefine ALTERA_FPGA and FPGA_FAMILY to avoid vendor specific code to flow into the simulation. If you don't do it, generate_bench fails. rfajardo 4597d 01h /
98 Removing deprecated minsoc_top.qsf file. rfajardo 4597d 01h /
97 As proposed by Javier Almansa automatically generated project files for simulation and synthesis are out of revision control. Instead, the backend configure scripts run the prj/Makefile now to generate the project files prior to configuration of SoC for a specific board. rfajardo 4597d 01h /
96 Some files needed for Altera synthesis javieralso 4597d 12h /
95 Makefile for Altera FPGAs fixed javieralso 4598d 15h /
94 Fix bug in minsoc_top.prj for Altera synthesis javieralso 4601d 00h /
93 Support for Altera synthesis. It needs some tune, but it works fine javieralso 4601d 03h /
92 backend/spartan3e_starter_kit*: or1200_defines.v file was outdated and hindering synthesis. Probably it would be best if we used a patching system here. But for now, I copied the new files and made the necessary changes to fit the system into the target boards. rfajardo 4602d 00h /
91 prj/scripts/: Changing scripts not to include multiple timescale.v files from different listed directories in the project definition file. Instead, now the internal loop which look for the file in different directories is broken when the first file is found. rfajardo 4602d 01h /
90 After minsoc_top.prj update, make regenerated src and xst files. rfajardo 4602d 17h /
89 minsoc_top.prj was splited into minsoc_top and minsoc_bench. minsoc_top still had directory entries of bench, they are gone now. rfajardo 4602d 17h /
88 Project structure, Xilinx Makefiles and simulation working. rfajardo 4602d 17h /
87 Synchronizing scripts to behave exactly the same. rfajardo 4602d 18h /
86 Updating configure script messages. rfajardo 4602d 18h /
85 Central project definition under prj. Synthesis and simulation take their project files from here. rfajardo 4602d 18h /
84 syn/blackboxes/eth_top.v:
-module is now called ethmac instead of eth_top
-eth_defines.v is now called ethmac_defines.v
rfajardo 4603d 19h /
83 minsoc-install.sh: bzip2 program was being used, but its existance on target system was not being verified. It is now. rfajardo 4615d 00h /
82 minsoc-install.sh: problems with copying the GNU Toolchain from download to tools. We uncompress the GNU Toolchain now once again to tools during the installation part. rfajardo 4618d 00h /
81 Installation script complete, nice text feedback, output logs and better execution order. rfajardo 4618d 11h /
80 Establishing a better Makefile system for firmwares. rfajardo 4620d 23h /
79 minsoc-install.sh: rpath corrected.
required-cygwin-tools: updated
rfajardo 4621d 16h /
78 minsoc-install.sh: Advanced JTAG bridge compilation needs to know where the dynamic libraries are on runtime. Patching (sed) the Makefile to compile it with the rpath to the libraries (libusb/libftdi). rfajardo 4621d 16h /
77 New tool requirements for installing Icarus Verilog. rfajardo 4621d 16h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.