URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 57

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
57	new fifo design, is now generic (verified with altera and xilinx) and uses block ram	JonasDC	4083d 02h	/
56	this is a branch to test performance of a new style of ram	JonasDC	4083d 05h	/
55	updated resource usage in comments	JonasDC	4084d 01h	/
54	generic fifo design: correctrly inferred by xilinx and altera	JonasDC	4084d 02h	/
53	correctly inferred ram for altera dual port ram	JonasDC	4084d 08h	/
52	correct inferring of blockram, no additional resources.	JonasDC	4084d 09h	/
51	true dual port ram for xilinx	JonasDC	4084d 09h	/
50	added folder for ram descriptions added experimental simple dual port ram implementation for xilinx	JonasDC	4084d 09h	/
49	First full stable version with documentation. Includes flexible pipeline design, PLB interface and the RAM and FIFO is still using xilinx primitives.	JonasDC	4096d 04h	/
48	Tag of the starting version of the project	JonasDC	4096d 05h	/
47	added documentation for the IP core.	JonasDC	4164d 09h	/
46	chance run_auto port or mod_sim_exp_core to exp_m	JonasDC	4164d 09h	/
45	chance run_auto port or mod_sim_exp_core to exp_m	JonasDC	4164d 09h	/
44	toplevel of the Modular Simultaneous Exponentiation IP core for the PLB interface	JonasDC	4168d 03h	/
43	made the core parameters generics	JonasDC	4168d 03h	/
42	corrected wrong library name for mod_sim_exp_pkg	JonasDC	4174d 11h	/
41	removed deprecated files from version control	JonasDC	4174d 11h	/
40	adjusted core instantiation to new core module name	JonasDC	4182d 15h	/
39	changed files to remove warnings from synthesis last cell logic is simplified because of redundant logic	JonasDC	4183d 02h	/
38	deprecated design files because of new pipeline structure, will be removed shortly	JonasDC	4183d 07h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories mod_sim_exp

[/] - Rev 57

Filtering Options