Subversion Repositories mod_sim_exp

[/] - Rev 62


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
62 not used anymore JonasDC 3632d 12h /
61 updated comments, added optional altera constraint JonasDC 3632d 12h /
60 generic version of the fifo, not device specific anymore, uses dpram_generic
updated comments of RAM templates.
JonasDC 3635d 03h /
59 added templates that correctly infer RAM, for dual port en true dual port RAM
added general functions file, (used in the two RAM templates)
JonasDC 3635d 03h /
58 made fifo full a warning JonasDC 3638d 03h /
57 new fifo design, is now generic (verified with altera and xilinx) and uses block ram JonasDC 3638d 03h /
56 this is a branch to test performance of a new style of ram JonasDC 3638d 06h /
55 updated resource usage in comments JonasDC 3639d 03h /
54 generic fifo design: correctrly inferred by xilinx and altera JonasDC 3639d 03h /
53 correctly inferred ram for altera dual port ram JonasDC 3639d 09h /
52 correct inferring of blockram, no additional resources. JonasDC 3639d 10h /
51 true dual port ram for xilinx JonasDC 3639d 10h /
50 added folder for ram descriptions
added experimental simple dual port ram implementation for xilinx
JonasDC 3639d 11h /
49 First full stable version with documentation.
Includes flexible pipeline design, PLB interface and the RAM and FIFO is still using xilinx primitives.
JonasDC 3651d 06h /
48 Tag of the starting version of the project JonasDC 3651d 06h /
47 added documentation for the IP core. JonasDC 3719d 10h /
46 chance run_auto port or mod_sim_exp_core to exp_m JonasDC 3719d 10h /
45 chance run_auto port or mod_sim_exp_core to exp_m JonasDC 3719d 10h /
44 toplevel of the Modular Simultaneous Exponentiation IP core for the PLB interface JonasDC 3723d 04h /
43 made the core parameters generics JonasDC 3723d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.