Subversion Repositories mod_sim_exp

[/] - Rev 67


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
67 added memory modules for modulus and operands for FPGA's that support asymmetric memory inferring. JonasDC 3673d 03h /
66 added asymmetric ram structures to support a more performant ramstyle.
defined for xilinx and altera, not tested with other tools.
JonasDC 3673d 04h /
65 updated plb interface, now modulus is selectable and, fifo depth is adjustable.
updated makefile with new sources and update component in package
JonasDC 3680d 19h /
64 added synthesis reports of xilinx and altera JonasDC 3681d 01h /
63 now using a generic description of the ram for the memory. the core now should synthesize for al fpga's, no device specific code anymore. tested and synthesizes for altera and xilinx JonasDC 3681d 01h /
62 not used anymore JonasDC 3681d 04h /
61 updated comments, added optional altera constraint JonasDC 3681d 04h /
60 generic version of the fifo, not device specific anymore, uses dpram_generic
updated comments of RAM templates.
JonasDC 3683d 18h /
59 added templates that correctly infer RAM, for dual port en true dual port RAM
added general functions file, (used in the two RAM templates)
JonasDC 3683d 18h /
58 made fifo full a warning JonasDC 3686d 18h /
57 new fifo design, is now generic (verified with altera and xilinx) and uses block ram JonasDC 3686d 19h /
56 this is a branch to test performance of a new style of ram JonasDC 3686d 21h /
55 updated resource usage in comments JonasDC 3687d 18h /
54 generic fifo design: correctrly inferred by xilinx and altera JonasDC 3687d 18h /
53 correctly inferred ram for altera dual port ram JonasDC 3688d 01h /
52 correct inferring of blockram, no additional resources. JonasDC 3688d 01h /
51 true dual port ram for xilinx JonasDC 3688d 02h /
50 added folder for ram descriptions
added experimental simple dual port ram implementation for xilinx
JonasDC 3688d 02h /
49 First full stable version with documentation.
Includes flexible pipeline design, PLB interface and the RAM and FIFO is still using xilinx primitives.
JonasDC 3699d 21h /
48 Tag of the starting version of the project JonasDC 3699d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.