OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] - Rev 22

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
22 updated the systolic pipeline with descriptive signal names and comments JonasDC 4366d 14h /mod_sim_exp/
21 changed x_i signal to xi JonasDC 4367d 22h /mod_sim_exp/
20 added comments, changed signal name of x_reg_i to x_reg.
File is now according to OC design rules
JonasDC 4367d 22h /mod_sim_exp/
19 updated files with descriptive comments
changed signal names and removed redundant signals in stepping_logic
JonasDC 4372d 17h /mod_sim_exp/
18 updated stages with comments and renamed some signals for consistency JonasDC 4373d 17h /mod_sim_exp/
17 updated files with descriptive comments and removed unnecessary signals in standard stage. Files are now according to OC design rules JonasDC 4373d 22h /mod_sim_exp/
16 package with modified generic parameter for register_n JonasDC 4374d 11h /mod_sim_exp/
15 changed generic for register width from n to width for consistency JonasDC 4374d 11h /mod_sim_exp/
14 changed comments, file is now according to OC design rules JonasDC 4374d 11h /mod_sim_exp/
13 added some descriptive comments and added check for incorrect value's of width and block_width.
File is now according to OC design rules
JonasDC 4374d 12h /mod_sim_exp/
12 updated comments, file is now completely according to design rules JonasDC 4374d 12h /mod_sim_exp/
11 simulation output folder JonasDC 4374d 14h /mod_sim_exp/
10 changed signal input port names to correct name JonasDC 4374d 17h /mod_sim_exp/
9 added descriptive comments, and renamed input mux_result from cell_1b_adder to b for a more generic multipurpose code
also renamed output s from n_adder to r, to keep same signal names
JonasDC 4374d 17h /mod_sim_exp/
8 added descriptive comments JonasDC 4374d 19h /mod_sim_exp/
7 Modified the architecture, no longer uses Xilinx primitive, instead generic instantiation
added descriptive comments
JonasDC 4374d 19h /mod_sim_exp/
6 Modified the architecture, no longer uses Xilinx primitive, instead generic instantiation
added descriptive comments
JonasDC 4374d 20h /mod_sim_exp/
5 not needed on svn, is generated by testbench JonasDC 4374d 20h /mod_sim_exp/
4 Modified the architecture, no longer uses Xilinx primitive, instead generic instantiation
added descriptive comments
JonasDC 4374d 21h /mod_sim_exp/
3 updated vhdl sources with new header according to OC design rules and formated code
added makefile and simulation input file for testbench simulation
JonasDC 4375d 11h /mod_sim_exp/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.