OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] - Rev 29

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
29 added software for generation of test input for the tesbenches JonasDC 4244d 18h /mod_sim_exp/
28 updated makefile for new pipeline sources JonasDC 4244d 19h /mod_sim_exp/
27 test input values for multiplier_tb JonasDC 4244d 19h /mod_sim_exp/
26 testbench for only the montgommery multiplier JonasDC 4244d 19h /mod_sim_exp/
25 first version of new pipeline design. allows for more flexibility in nr of stages.
does not support split pipeline support yet. currently only works for single pipeline
JonasDC 4244d 19h /mod_sim_exp/
24 changed names of top-level module to mod_sim_exp_core JonasDC 4248d 04h /mod_sim_exp/
23 added descriptive comments JonasDC 4248d 05h /mod_sim_exp/
22 updated the systolic pipeline with descriptive signal names and comments JonasDC 4250d 23h /mod_sim_exp/
21 changed x_i signal to xi JonasDC 4252d 06h /mod_sim_exp/
20 added comments, changed signal name of x_reg_i to x_reg.
File is now according to OC design rules
JonasDC 4252d 07h /mod_sim_exp/
19 updated files with descriptive comments
changed signal names and removed redundant signals in stepping_logic
JonasDC 4257d 02h /mod_sim_exp/
18 updated stages with comments and renamed some signals for consistency JonasDC 4258d 01h /mod_sim_exp/
17 updated files with descriptive comments and removed unnecessary signals in standard stage. Files are now according to OC design rules JonasDC 4258d 06h /mod_sim_exp/
16 package with modified generic parameter for register_n JonasDC 4258d 19h /mod_sim_exp/
15 changed generic for register width from n to width for consistency JonasDC 4258d 19h /mod_sim_exp/
14 changed comments, file is now according to OC design rules JonasDC 4258d 20h /mod_sim_exp/
13 added some descriptive comments and added check for incorrect value's of width and block_width.
File is now according to OC design rules
JonasDC 4258d 20h /mod_sim_exp/
12 updated comments, file is now completely according to design rules JonasDC 4258d 20h /mod_sim_exp/
11 simulation output folder JonasDC 4258d 22h /mod_sim_exp/
10 changed signal input port names to correct name JonasDC 4259d 01h /mod_sim_exp/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.