OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] - Rev 63

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
43 made the core parameters generics JonasDC 4177d 13h /mod_sim_exp
42 corrected wrong library name for mod_sim_exp_pkg JonasDC 4183d 20h /mod_sim_exp
41 removed deprecated files from version control JonasDC 4183d 20h /mod_sim_exp
40 adjusted core instantiation to new core module name JonasDC 4192d 00h /mod_sim_exp
39 changed files to remove warnings from synthesis
last cell logic is simplified because of redundant logic
JonasDC 4192d 12h /mod_sim_exp
38 deprecated design files because of new pipeline structure, will be removed shortly JonasDC 4192d 17h /mod_sim_exp
37 changed names of some generics of the multiplier.
moved the parameters for the core to the package of the core
testbench now uses this parameters to adapt to different bit widths

and new systolic pipeline now supports split or single pipeline
JonasDC 4196d 14h /mod_sim_exp
36 found bug in new pipeline structure, now working properly. (tested in sim)
mod_sim_exp_core uses new flexible pipeline as default.
JonasDC 4197d 10h /mod_sim_exp
35 new test values, 1st exponentiation gives error on result with new pipeline
commit for test purposes
JonasDC 4197d 13h /mod_sim_exp
34 operand memory now supports custom operand widths, the internal memory stays the fixed 1536 bit, but the bus width is now adjustable to any size below. JonasDC 4197d 14h /mod_sim_exp

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.