OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] - Rev 65

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
65 updated plb interface, now modulus is selectable and, fifo depth is adjustable.
updated makefile with new sources and update component in package
JonasDC 4047d 17h /mod_sim_exp/
64 added synthesis reports of xilinx and altera JonasDC 4047d 23h /mod_sim_exp/
63 now using a generic description of the ram for the memory. the core now should synthesize for al fpga's, no device specific code anymore. tested and synthesizes for altera and xilinx JonasDC 4047d 23h /mod_sim_exp/
62 not used anymore JonasDC 4048d 02h /mod_sim_exp/
61 updated comments, added optional altera constraint JonasDC 4048d 02h /mod_sim_exp/
60 generic version of the fifo, not device specific anymore, uses dpram_generic
updated comments of RAM templates.
JonasDC 4050d 16h /mod_sim_exp/
59 added templates that correctly infer RAM, for dual port en true dual port RAM
added general functions file, (used in the two RAM templates)
JonasDC 4050d 16h /mod_sim_exp/
58 made fifo full a warning JonasDC 4053d 16h /mod_sim_exp/
57 new fifo design, is now generic (verified with altera and xilinx) and uses block ram JonasDC 4053d 16h /mod_sim_exp/
56 this is a branch to test performance of a new style of ram JonasDC 4053d 19h /mod_sim_exp/
55 updated resource usage in comments JonasDC 4054d 16h /mod_sim_exp/
54 generic fifo design: correctrly inferred by xilinx and altera JonasDC 4054d 16h /mod_sim_exp/
53 correctly inferred ram for altera dual port ram JonasDC 4054d 23h /mod_sim_exp/
52 correct inferring of blockram, no additional resources. JonasDC 4054d 23h /mod_sim_exp/
51 true dual port ram for xilinx JonasDC 4055d 00h /mod_sim_exp/
50 added folder for ram descriptions
added experimental simple dual port ram implementation for xilinx
JonasDC 4055d 00h /mod_sim_exp/
49 First full stable version with documentation.
Includes flexible pipeline design, PLB interface and the RAM and FIFO is still using xilinx primitives.
JonasDC 4066d 19h /mod_sim_exp/
48 Tag of the starting version of the project JonasDC 4066d 19h /mod_sim_exp/
47 added documentation for the IP core. JonasDC 4134d 23h /mod_sim_exp/
46 chance run_auto port or mod_sim_exp_core to exp_m JonasDC 4135d 00h /mod_sim_exp/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.