OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] - Rev 87

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
87 updated documentation to version 1.4
core now supports the AXI4-Lite bus
JonasDC 3455d 16h /mod_sim_exp/
86 update on previous JonasDC 3455d 16h /mod_sim_exp/
85 changed so that reset now also affects slave register JonasDC 3455d 16h /mod_sim_exp/
84 AXI-Lite interface updated, now tested and verified on Xilinx FPGA
renamed C_DEVICE parameter, because of conflicts with restricted parameter in xilinx XPS
JonasDC 3457d 00h /mod_sim_exp/
83 now using values from mod_sim_exp_pkg instead of direct entity JonasDC 3459d 01h /mod_sim_exp/
82 added first version of axi-lite interface and testbench for basic axi-lite operations, now under test JonasDC 3475d 21h /mod_sim_exp/
81 updated files, now using the components of the mod_sim_exp_pkg instead of direct entity declaration JonasDC 3475d 21h /mod_sim_exp/
80 renamed to version 1.1 to follow the versioning system JonasDC 3485d 15h /mod_sim_exp/
79 Tag for version 1.3 (with new ram style JonasDC 3485d 15h /mod_sim_exp/
78 updated documentation with new RAM style information JonasDC 3485d 15h /mod_sim_exp/
77 found fault in code, now synthesizes normally JonasDC 3491d 13h /mod_sim_exp/
76 testbench update JonasDC 3494d 00h /mod_sim_exp/
75 made rw_address a vector of a fixed width JonasDC 3494d 00h /mod_sim_exp/
74 removed C_NR_OP and C_NR_M from the generic of mod_sim_exp_core and made them contstants, because currently no other values than 4 an 2 resp. are supported/can be implemented. JonasDC 3496d 20h /mod_sim_exp/
73 updated plb interface, mem_style and device generics added JonasDC 3497d 19h /mod_sim_exp/
72 deleted old resources JonasDC 3498d 19h /mod_sim_exp/
71 added synthesis report for altera and xilinx for the new ram.
added coregen sources for xilinx for primitive RAM
JonasDC 3498d 19h /mod_sim_exp/
70 updated testbench for use with new core parameters
updated makefile, added new sources
JonasDC 3498d 19h /mod_sim_exp/
69 big update, the mod_sim_exp core now has a selectable ram structure. a generic ram that should be usable in any fpga, a asymmetric ram that is usable for some devices of altera or xilinx and uses less resources. JonasDC 3498d 19h /mod_sim_exp/
68 branch no longer needed JonasDC 3498d 21h /mod_sim_exp/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.