URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [tags/] [Release_1.3/] [bench/] - Rev 91

Rev	Log message	Author	Age	Path
79	Tag for version 1.3 (with new ram style	JonasDC	4071d 04h	/mod_sim_exp/tags/Release_1.3/bench/
76	testbench update	JonasDC	4079d 13h	/mod_sim_exp/trunk/bench/
70	updated testbench for use with new core parameters updated makefile, added new sources	JonasDC	4084d 08h	/mod_sim_exp/trunk/bench/
46	chance run_auto port or mod_sim_exp_core to exp_m	JonasDC	4179d 09h	/mod_sim_exp/trunk/bench/
43	made the core parameters generics	JonasDC	4183d 03h	/mod_sim_exp/trunk/bench/
37	changed names of some generics of the multiplier. moved the parameters for the core to the package of the core testbench now uses this parameters to adapt to different bit widths and new systolic pipeline now supports split or single pipeline	JonasDC	4202d 05h	/mod_sim_exp/trunk/bench/
26	testbench for only the montgommery multiplier	JonasDC	4204d 04h	/mod_sim_exp/trunk/bench/
24	changed names of top-level module to mod_sim_exp_core	JonasDC	4207d 13h	/mod_sim_exp/trunk/bench/
3	updated vhdl sources with new header according to OC design rules and formated code added makefile and simulation input file for testbench simulation	JonasDC	4219d 04h	/mod_sim_exp/trunk/bench/
2	First version of VHDL source(working), still contains xilinx primitives and needs to be updated to the OpenCores design rules..	JonasDC	4223d 10h	/mod_sim_exp/trunk/bench/