OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [tags/] [Release_1.3/] [rtl/] [vhdl/] [interface/] - Rev 87

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
79 Tag for version 1.3 (with new ram style JonasDC 4089d 22h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/interface/
77 found fault in code, now synthesizes normally JonasDC 4095d 19h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/interface/
74 removed C_NR_OP and C_NR_M from the generic of mod_sim_exp_core and made them contstants, because currently no other values than 4 an 2 resp. are supported/can be implemented. JonasDC 4101d 02h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/interface/
73 updated plb interface, mem_style and device generics added JonasDC 4102d 02h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/interface/
65 updated plb interface, now modulus is selectable and, fifo depth is adjustable.
updated makefile with new sources and update component in package		 JonasDC 4110d 21h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/interface/
45 chance run_auto port or mod_sim_exp_core to exp_m JonasDC 4198d 03h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/interface/
44 toplevel of the Modular Simultaneous Exponentiation IP core for the PLB interface JonasDC 4201d 21h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/interface/
43 made the core parameters generics JonasDC 4201d 21h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/interface/
42 corrected wrong library name for mod_sim_exp_pkg JonasDC 4208d 05h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/interface/
40 adjusted core instantiation to new core module name JonasDC 4216d 09h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/interface/
2 First version of VHDL source(working), still contains xilinx primitives and needs to be updated to the OpenCores design rules.. JonasDC 4242d 04h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/interface/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.