OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [tags/] [Release_1.3/] [sim/] [src/] [sim_input.txt] - Rev 87

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
79 Tag for version 1.3 (with new ram style JonasDC 4077d 23h /mod_sim_exp/tags/Release_1.3/sim/src/sim_input.txt
35 new test values, 1st exponentiation gives error on result with new pipeline
commit for test purposes
JonasDC 4209d 22h /mod_sim_exp/tags/Release_1.3/sim/src/sim_input.txt
3 updated vhdl sources with new header according to OC design rules and formated code
added makefile and simulation input file for testbench simulation
JonasDC 4225d 23h /mod_sim_exp/tags/Release_1.3/sim/src/sim_input.txt

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.