OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [tags/] [Release_1.4/] - Rev 93

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
93 Tag for Version 1.4 of The Modular Simulataneous Exponentiation Core. This version adds support for the AXI4-Lite bus interface. JonasDC 4541d 12h /mod_sim_exp/tags/Release_1.4/
92 updated documentation with minor interrupt changes of AXI interface JonasDC 4541d 12h /mod_sim_exp/trunk/
91 changed interrupt structure of AXI4-Lite interface. Now the interrupt has to be acknowledged by clearing the appropriate interrupt source flag in the control register. JonasDC 4543d 15h /mod_sim_exp/trunk/
90 reverted changes from previous revision, updated AXI version with testbench JonasDC 4545d 05h /mod_sim_exp/trunk/
89 updated vhdl files so now different clock frequencies are posible for the core and bus interface. JonasDC 4609d 04h /mod_sim_exp/trunk/
88 small update on documentation, changed fault in axi control_reg JonasDC 4615d 05h /mod_sim_exp/trunk/
87 updated documentation to version 1.4
core now supports the AXI4-Lite bus		 JonasDC 4615d 05h /mod_sim_exp/trunk/
86 update on previous JonasDC 4615d 05h /mod_sim_exp/trunk/
85 changed so that reset now also affects slave register JonasDC 4615d 05h /mod_sim_exp/trunk/
84 AXI-Lite interface updated, now tested and verified on Xilinx FPGA
renamed C_DEVICE parameter, because of conflicts with restricted parameter in xilinx XPS		 JonasDC 4616d 14h /mod_sim_exp/trunk/
83 now using values from mod_sim_exp_pkg instead of direct entity JonasDC 4618d 15h /mod_sim_exp/trunk/
82 added first version of axi-lite interface and testbench for basic axi-lite operations, now under test JonasDC 4635d 11h /mod_sim_exp/trunk/
81 updated files, now using the components of the mod_sim_exp_pkg instead of direct entity declaration JonasDC 4635d 11h /mod_sim_exp/trunk/
78 updated documentation with new RAM style information JonasDC 4645d 05h /mod_sim_exp/trunk/
77 found fault in code, now synthesizes normally JonasDC 4651d 02h /mod_sim_exp/trunk/
76 testbench update JonasDC 4653d 13h /mod_sim_exp/trunk/
75 made rw_address a vector of a fixed width JonasDC 4653d 13h /mod_sim_exp/trunk/
74 removed C_NR_OP and C_NR_M from the generic of mod_sim_exp_core and made them contstants, because currently no other values than 4 an 2 resp. are supported/can be implemented. JonasDC 4656d 09h /mod_sim_exp/trunk/
73 updated plb interface, mem_style and device generics added JonasDC 4657d 08h /mod_sim_exp/trunk/
72 deleted old resources JonasDC 4658d 09h /mod_sim_exp/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.