OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [tags/] [Release_1.4/] [syn/] [altera/] - Rev 93

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
93 Tag for Version 1.4 of The Modular Simulataneous Exponentiation Core. This version adds support for the AXI4-Lite bus interface. JonasDC 3975d 12h /mod_sim_exp/tags/Release_1.4/syn/altera/
72 deleted old resources JonasDC 4092d 08h /mod_sim_exp/tags/Release_1.4/syn/altera/
71 added synthesis report for altera and xilinx for the new ram.
added coregen sources for xilinx for primitive RAM
JonasDC 4092d 08h /mod_sim_exp/tags/Release_1.4/syn/altera/
64 added synthesis reports of xilinx and altera JonasDC 4100d 09h /mod_sim_exp/tags/Release_1.4/syn/altera/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.