URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] - Rev 32

Rev	Log message	Author	Age	Path
12	updated comments, file is now completely according to design rules	JonasDC	4203d 20h	/mod_sim_exp/trunk/
11	simulation output folder	JonasDC	4203d 22h	/mod_sim_exp/trunk/
10	changed signal input port names to correct name	JonasDC	4204d 01h	/mod_sim_exp/trunk/
9	added descriptive comments, and renamed input mux_result from cell_1b_adder to b for a more generic multipurpose code also renamed output s from n_adder to r, to keep same signal names	JonasDC	4204d 01h	/mod_sim_exp/trunk/
8	added descriptive comments	JonasDC	4204d 03h	/mod_sim_exp/trunk/
7	Modified the architecture, no longer uses Xilinx primitive, instead generic instantiation added descriptive comments	JonasDC	4204d 03h	/mod_sim_exp/trunk/
6	Modified the architecture, no longer uses Xilinx primitive, instead generic instantiation added descriptive comments	JonasDC	4204d 04h	/mod_sim_exp/trunk/
5	not needed on svn, is generated by testbench	JonasDC	4204d 04h	/mod_sim_exp/trunk/
4	Modified the architecture, no longer uses Xilinx primitive, instead generic instantiation added descriptive comments	JonasDC	4204d 05h	/mod_sim_exp/trunk/
3	updated vhdl sources with new header according to OC design rules and formated code added makefile and simulation input file for testbench simulation	JonasDC	4204d 19h	/mod_sim_exp/trunk/