OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] - Rev 35

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
35 new test values, 1st exponentiation gives error on result with new pipeline
commit for test purposes		 JonasDC 4209d 06h /mod_sim_exp/trunk/
34 operand memory now supports custom operand widths, the internal memory stays the fixed 1536 bit, but the bus width is now adjustable to any size below. JonasDC 4209d 07h /mod_sim_exp/trunk/
33 default pipeline changed to old version, there seems to be an occasional error with new version. JonasDC 4209d 10h /mod_sim_exp/trunk/
32 new systolic pipeline structure now has split pipeline support, tested and verified in simulation. the core now uses this pipeline by default. JonasDC 4209d 11h /mod_sim_exp/trunk/
31 put first cell logic of the pipeline in a separate design unit, tested and working JonasDC 4209d 16h /mod_sim_exp/trunk/
30 put last cell logic of the pipeline in a separate design unit, tested and working JonasDC 4209d 17h /mod_sim_exp/trunk/
29 added software for generation of test input for the tesbenches JonasDC 4210d 06h /mod_sim_exp/trunk/
28 updated makefile for new pipeline sources JonasDC 4210d 07h /mod_sim_exp/trunk/
27 test input values for multiplier_tb JonasDC 4210d 07h /mod_sim_exp/trunk/
26 testbench for only the montgommery multiplier JonasDC 4210d 07h /mod_sim_exp/trunk/
25 first version of new pipeline design. allows for more flexibility in nr of stages.
does not support split pipeline support yet. currently only works for single pipeline		 JonasDC 4210d 07h /mod_sim_exp/trunk/
24 changed names of top-level module to mod_sim_exp_core JonasDC 4213d 16h /mod_sim_exp/trunk/
23 added descriptive comments JonasDC 4213d 17h /mod_sim_exp/trunk/
22 updated the systolic pipeline with descriptive signal names and comments JonasDC 4216d 10h /mod_sim_exp/trunk/
21 changed x_i signal to xi JonasDC 4217d 18h /mod_sim_exp/trunk/
20 added comments, changed signal name of x_reg_i to x_reg.
File is now according to OC design rules		 JonasDC 4217d 18h /mod_sim_exp/trunk/
19 updated files with descriptive comments
changed signal names and removed redundant signals in stepping_logic		 JonasDC 4222d 13h /mod_sim_exp/trunk/
18 updated stages with comments and renamed some signals for consistency JonasDC 4223d 13h /mod_sim_exp/trunk/
17 updated files with descriptive comments and removed unnecessary signals in standard stage. Files are now according to OC design rules JonasDC 4223d 18h /mod_sim_exp/trunk/
16 package with modified generic parameter for register_n JonasDC 4224d 07h /mod_sim_exp/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.