OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] - Rev 40

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
20 added comments, changed signal name of x_reg_i to x_reg.
File is now according to OC design rules
JonasDC 4249d 16h /mod_sim_exp/trunk/
19 updated files with descriptive comments
changed signal names and removed redundant signals in stepping_logic
JonasDC 4254d 11h /mod_sim_exp/trunk/
18 updated stages with comments and renamed some signals for consistency JonasDC 4255d 10h /mod_sim_exp/trunk/
17 updated files with descriptive comments and removed unnecessary signals in standard stage. Files are now according to OC design rules JonasDC 4255d 15h /mod_sim_exp/trunk/
16 package with modified generic parameter for register_n JonasDC 4256d 05h /mod_sim_exp/trunk/
15 changed generic for register width from n to width for consistency JonasDC 4256d 05h /mod_sim_exp/trunk/
14 changed comments, file is now according to OC design rules JonasDC 4256d 05h /mod_sim_exp/trunk/
13 added some descriptive comments and added check for incorrect value's of width and block_width.
File is now according to OC design rules
JonasDC 4256d 05h /mod_sim_exp/trunk/
12 updated comments, file is now completely according to design rules JonasDC 4256d 05h /mod_sim_exp/trunk/
11 simulation output folder JonasDC 4256d 08h /mod_sim_exp/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.