URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] - Rev 90

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
90	reverted changes from previous revision, updated AXI version with testbench	JonasDC	3970d 07h	/mod_sim_exp/trunk/
89	updated vhdl files so now different clock frequencies are posible for the core and bus interface.	JonasDC	4034d 05h	/mod_sim_exp/trunk/
88	small update on documentation, changed fault in axi control_reg	JonasDC	4040d 06h	/mod_sim_exp/trunk/
87	updated documentation to version 1.4 core now supports the AXI4-Lite bus	JonasDC	4040d 07h	/mod_sim_exp/trunk/
86	update on previous	JonasDC	4040d 07h	/mod_sim_exp/trunk/
85	changed so that reset now also affects slave register	JonasDC	4040d 07h	/mod_sim_exp/trunk/
84	AXI-Lite interface updated, now tested and verified on Xilinx FPGA renamed C_DEVICE parameter, because of conflicts with restricted parameter in xilinx XPS	JonasDC	4041d 15h	/mod_sim_exp/trunk/
83	now using values from mod_sim_exp_pkg instead of direct entity	JonasDC	4043d 16h	/mod_sim_exp/trunk/
82	added first version of axi-lite interface and testbench for basic axi-lite operations, now under test	JonasDC	4060d 12h	/mod_sim_exp/trunk/
81	updated files, now using the components of the mod_sim_exp_pkg instead of direct entity declaration	JonasDC	4060d 12h	/mod_sim_exp/trunk/
78	updated documentation with new RAM style information	JonasDC	4070d 06h	/mod_sim_exp/trunk/
77	found fault in code, now synthesizes normally	JonasDC	4076d 04h	/mod_sim_exp/trunk/
76	testbench update	JonasDC	4078d 15h	/mod_sim_exp/trunk/
75	made rw_address a vector of a fixed width	JonasDC	4078d 15h	/mod_sim_exp/trunk/
74	removed C_NR_OP and C_NR_M from the generic of mod_sim_exp_core and made them contstants, because currently no other values than 4 an 2 resp. are supported/can be implemented.	JonasDC	4081d 11h	/mod_sim_exp/trunk/
73	updated plb interface, mem_style and device generics added	JonasDC	4082d 10h	/mod_sim_exp/trunk/
72	deleted old resources	JonasDC	4083d 10h	/mod_sim_exp/trunk/
71	added synthesis report for altera and xilinx for the new ram. added coregen sources for xilinx for primitive RAM	JonasDC	4083d 10h	/mod_sim_exp/trunk/
70	updated testbench for use with new core parameters updated makefile, added new sources	JonasDC	4083d 10h	/mod_sim_exp/trunk/
69	big update, the mod_sim_exp core now has a selectable ram structure. a generic ram that should be usable in any fpga, a asymmetric ram that is usable for some devices of altera or xilinx and uses less resources.	JonasDC	4083d 10h	/mod_sim_exp/trunk/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] - Rev 90

Filtering Options