OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] - Rev 92

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
92 updated documentation with minor interrupt changes of AXI interface JonasDC 3962d 05h /mod_sim_exp/trunk/
91 changed interrupt structure of AXI4-Lite interface. Now the interrupt has to be acknowledged by clearing the appropriate interrupt source flag in the control register. JonasDC 3964d 08h /mod_sim_exp/trunk/
90 reverted changes from previous revision, updated AXI version with testbench JonasDC 3965d 23h /mod_sim_exp/trunk/
89 updated vhdl files so now different clock frequencies are posible for the core and bus interface. JonasDC 4029d 21h /mod_sim_exp/trunk/
88 small update on documentation, changed fault in axi control_reg JonasDC 4035d 22h /mod_sim_exp/trunk/
87 updated documentation to version 1.4
core now supports the AXI4-Lite bus		 JonasDC 4035d 22h /mod_sim_exp/trunk/
86 update on previous JonasDC 4035d 22h /mod_sim_exp/trunk/
85 changed so that reset now also affects slave register JonasDC 4035d 22h /mod_sim_exp/trunk/
84 AXI-Lite interface updated, now tested and verified on Xilinx FPGA
renamed C_DEVICE parameter, because of conflicts with restricted parameter in xilinx XPS		 JonasDC 4037d 07h /mod_sim_exp/trunk/
83 now using values from mod_sim_exp_pkg instead of direct entity JonasDC 4039d 08h /mod_sim_exp/trunk/
82 added first version of axi-lite interface and testbench for basic axi-lite operations, now under test JonasDC 4056d 04h /mod_sim_exp/trunk/
81 updated files, now using the components of the mod_sim_exp_pkg instead of direct entity declaration JonasDC 4056d 04h /mod_sim_exp/trunk/
78 updated documentation with new RAM style information JonasDC 4065d 22h /mod_sim_exp/trunk/
77 found fault in code, now synthesizes normally JonasDC 4071d 19h /mod_sim_exp/trunk/
76 testbench update JonasDC 4074d 06h /mod_sim_exp/trunk/
75 made rw_address a vector of a fixed width JonasDC 4074d 06h /mod_sim_exp/trunk/
74 removed C_NR_OP and C_NR_M from the generic of mod_sim_exp_core and made them contstants, because currently no other values than 4 an 2 resp. are supported/can be implemented. JonasDC 4077d 02h /mod_sim_exp/trunk/
73 updated plb interface, mem_style and device generics added JonasDC 4078d 02h /mod_sim_exp/trunk/
72 deleted old resources JonasDC 4079d 02h /mod_sim_exp/trunk/
71 added synthesis report for altera and xilinx for the new ram.
added coregen sources for xilinx for primitive RAM		 JonasDC 4079d 02h /mod_sim_exp/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.