OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [rtl/] - Rev 20

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
20 added comments, changed signal name of x_reg_i to x_reg.
File is now according to OC design rules
JonasDC 4251d 17h /mod_sim_exp/trunk/rtl/
19 updated files with descriptive comments
changed signal names and removed redundant signals in stepping_logic
JonasDC 4256d 12h /mod_sim_exp/trunk/rtl/
18 updated stages with comments and renamed some signals for consistency JonasDC 4257d 12h /mod_sim_exp/trunk/rtl/
17 updated files with descriptive comments and removed unnecessary signals in standard stage. Files are now according to OC design rules JonasDC 4257d 17h /mod_sim_exp/trunk/rtl/
16 package with modified generic parameter for register_n JonasDC 4258d 06h /mod_sim_exp/trunk/rtl/
15 changed generic for register width from n to width for consistency JonasDC 4258d 06h /mod_sim_exp/trunk/rtl/
14 changed comments, file is now according to OC design rules JonasDC 4258d 07h /mod_sim_exp/trunk/rtl/
13 added some descriptive comments and added check for incorrect value's of width and block_width.
File is now according to OC design rules
JonasDC 4258d 07h /mod_sim_exp/trunk/rtl/
12 updated comments, file is now completely according to design rules JonasDC 4258d 07h /mod_sim_exp/trunk/rtl/
10 changed signal input port names to correct name JonasDC 4258d 12h /mod_sim_exp/trunk/rtl/
9 added descriptive comments, and renamed input mux_result from cell_1b_adder to b for a more generic multipurpose code
also renamed output s from n_adder to r, to keep same signal names
JonasDC 4258d 12h /mod_sim_exp/trunk/rtl/
8 added descriptive comments JonasDC 4258d 14h /mod_sim_exp/trunk/rtl/
7 Modified the architecture, no longer uses Xilinx primitive, instead generic instantiation
added descriptive comments
JonasDC 4258d 14h /mod_sim_exp/trunk/rtl/
6 Modified the architecture, no longer uses Xilinx primitive, instead generic instantiation
added descriptive comments
JonasDC 4258d 15h /mod_sim_exp/trunk/rtl/
4 Modified the architecture, no longer uses Xilinx primitive, instead generic instantiation
added descriptive comments
JonasDC 4258d 16h /mod_sim_exp/trunk/rtl/
3 updated vhdl sources with new header according to OC design rules and formated code
added makefile and simulation input file for testbench simulation
JonasDC 4259d 06h /mod_sim_exp/trunk/rtl/
2 First version of VHDL source(working), still contains xilinx primitives and needs to be updated to the OpenCores design rules.. JonasDC 4263d 12h /mod_sim_exp/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.