Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [sim/] [out/] - Rev 96


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
70 updated testbench for use with new core parameters
updated makefile, added new sources
JonasDC 4096d 09h /mod_sim_exp/trunk/sim/out/
11 simulation output folder JonasDC 4230d 08h /mod_sim_exp/trunk/sim/out/
5 not needed on svn, is generated by testbench JonasDC 4230d 14h /mod_sim_exp/trunk/sim/out/
3 updated vhdl sources with new header according to OC design rules and formated code
added makefile and simulation input file for testbench simulation
JonasDC 4231d 05h /mod_sim_exp/trunk/sim/out/

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.