OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [sim/] [out] - Rev 70

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
70 updated testbench for use with new core parameters
updated makefile, added new sources
JonasDC 3493d 20h /mod_sim_exp/trunk/sim/out
11 simulation output folder JonasDC 3627d 18h /mod_sim_exp/trunk/sim/out
5 not needed on svn, is generated by testbench JonasDC 3628d 00h /mod_sim_exp/trunk/sim/out
3 updated vhdl sources with new header according to OC design rules and formated code
added makefile and simulation input file for testbench simulation
JonasDC 3628d 16h /mod_sim_exp/trunk/sim/out

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.