URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 51

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
51	true dual port ram for xilinx	JonasDC	4088d 08h	/
50	added folder for ram descriptions added experimental simple dual port ram implementation for xilinx	JonasDC	4088d 08h	/
49	First full stable version with documentation. Includes flexible pipeline design, PLB interface and the RAM and FIFO is still using xilinx primitives.	JonasDC	4100d 03h	/
48	Tag of the starting version of the project	JonasDC	4100d 03h	/
47	added documentation for the IP core.	JonasDC	4168d 07h	/
46	chance run_auto port or mod_sim_exp_core to exp_m	JonasDC	4168d 08h	/
45	chance run_auto port or mod_sim_exp_core to exp_m	JonasDC	4168d 08h	/
44	toplevel of the Modular Simultaneous Exponentiation IP core for the PLB interface	JonasDC	4172d 01h	/
43	made the core parameters generics	JonasDC	4172d 01h	/
42	corrected wrong library name for mod_sim_exp_pkg	JonasDC	4178d 09h	/
41	removed deprecated files from version control	JonasDC	4178d 09h	/
40	adjusted core instantiation to new core module name	JonasDC	4186d 13h	/
39	changed files to remove warnings from synthesis last cell logic is simplified because of redundant logic	JonasDC	4187d 00h	/
38	deprecated design files because of new pipeline structure, will be removed shortly	JonasDC	4187d 06h	/
37	changed names of some generics of the multiplier. moved the parameters for the core to the package of the core testbench now uses this parameters to adapt to different bit widths and new systolic pipeline now supports split or single pipeline	JonasDC	4191d 03h	/
36	found bug in new pipeline structure, now working properly. (tested in sim) mod_sim_exp_core uses new flexible pipeline as default.	JonasDC	4191d 23h	/
35	new test values, 1st exponentiation gives error on result with new pipeline commit for test purposes	JonasDC	4192d 01h	/
34	operand memory now supports custom operand widths, the internal memory stays the fixed 1536 bit, but the bus width is now adjustable to any size below.	JonasDC	4192d 03h	/
33	default pipeline changed to old version, there seems to be an occasional error with new version.	JonasDC	4192d 05h	/
32	new systolic pipeline structure now has split pipeline support, tested and verified in simulation. the core now uses this pipeline by default.	JonasDC	4192d 06h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories mod_sim_exp

[/] - Rev 51

Filtering Options